{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T18:36:29Z","timestamp":1775068589136,"version":"3.50.1"},"reference-count":23,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2010,1,1]],"date-time":"2010-01-01T00:00:00Z","timestamp":1262304000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2010,1]]},"DOI":"10.1109\/tcad.2009.2035535","type":"journal-article","created":{"date-parts":[[2009,12,24]],"date-time":"2009-12-24T18:25:46Z","timestamp":1261679146000},"page":"2-13","source":"Crossref","is-referenced-by-count":13,"title":["Analysis of SRAM and eDRAM Cache Memories Under Spatial Temperature Variations"],"prefix":"10.1109","volume":"29","author":[{"given":"Mesut","family":"Meterelliyoz","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jaydeep P.","family":"Kulkarni","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kaushik","family":"Roy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.804385"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/95.650927"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/6144.974943"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ITHERM.2006.1645410"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.906470"},{"key":"ref15","first-page":"65","article-title":"a functional 0.69 <formula formulatype=\"inline\"><tex notation=\"tex\">${\\rm um}^{2}$<\/tex><\/formula> embedded 6t-sram bit cell for 65 nm cmos platform","author":"arnaud","year":"2003","journal-title":"Proc Very Large Scale Integration Tech Symp"},{"key":"ref16","first-page":"12 1","year":"2005","journal-title":"Fluent User Manual"},{"key":"ref17","first-page":"37","volume":"2","author":"mathur","year":"2000","journal-title":"Advances in Numerical Heat Transfer"},{"key":"ref18","year":"0","journal-title":"Predictive Technology Model (PTM)"},{"key":"ref19","year":"0","journal-title":"International Technology Roadmap for Semiconductors (ITRS)"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.852295"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1147\/rd.475.0525"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2007.4342741"},{"key":"ref5","first-page":"252","article-title":"a 5.3 ghz 8t-sram with operation down to 0.41 v in 65 nm cmos","author":"chang","year":"2007","journal-title":"Proc Symp Very Large Scale Integr Circuits"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908006"},{"key":"ref7","first-page":"328","article-title":"a 65 nm 8t sub-vt sram employing sense-amplifier redundancy","author":"chandrakasan","year":"2007","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref2","author":"rotem","year":"0","journal-title":"Temperature measurement in the Intel Core Duo Processor"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775920"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"2","DOI":"10.1145\/871656.859620","article-title":"temperature-aware microarchitecture","author":"skadron","year":"2003","journal-title":"Proc Int l Symp Computer Architecture (ISCA)"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1987.1052809"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/4.997857"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2002.808156"},{"key":"ref23","year":"2006","journal-title":"MIT Lincoln Laboratories"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/5356275\/05356299.pdf?arnumber=5356299","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T01:00:32Z","timestamp":1633914032000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5356299\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,1]]},"references-count":23,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2009.2035535","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,1]]}}}