{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T06:55:49Z","timestamp":1747810549988},"reference-count":35,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2010,1,1]],"date-time":"2010-01-01T00:00:00Z","timestamp":1262304000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2010,1]]},"DOI":"10.1109\/tcad.2009.2035550","type":"journal-article","created":{"date-parts":[[2009,12,24]],"date-time":"2009-12-24T18:25:46Z","timestamp":1261679146000},"page":"117-126","source":"Crossref","is-referenced-by-count":32,"title":["On Compaction Utilizing Inter and Intra-Correlation of Unknown States"],"prefix":"10.1109","volume":"29","author":[{"given":"Dariusz","family":"Czysz","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Grzegorz","family":"Mrugalski","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nilanjan","family":"Mukherjee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Janusz","family":"Rajski","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jerzy","family":"Tyszer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2008.4700646"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2006093"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364563"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.70833"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2007.4437575"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1270902"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2006.229402"},{"key":"ref11","year":"2004","journal-title":"Method of masking corrupt bits during signature analysis and circuit for use therewith"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1271094"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2003.1197640"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012631"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2009.11"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2006.48"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041773"},{"key":"ref18","year":"2007","journal-title":"Multistage test response compactors"},{"key":"ref19","first-page":"1","article-title":"x-press compactor for 1000x reduction of test data","author":"rajski","year":"2006","journal-title":"Proc Int Test Conf"},{"key":"ref28","first-page":"117","article-title":"response compaction with any number of unknowns using a new lfsr architecture","author":"volkerink","year":"2005","journal-title":"Proc Design Automat Conf"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2005.1584077"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2007.4437576"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1386981"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2008.42"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.159775"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2009.11"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.823341"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2007.4437577"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2005.1560044"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1386979"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966696"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.907276"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2005.1584076"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1270904"},{"key":"ref24","doi-asserted-by":"crossref","first-page":"59","DOI":"10.1109\/ICVD.2005.127","article-title":"on efficient x-handling using a selective compaction scheme to achieve high-test response compaction ratios","author":"tang","year":"2005","journal-title":"Proc VLSI Design"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2004589"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.863742"},{"key":"ref25","first-page":"442","article-title":"x-masking during logic bist and its impact on defect coverage","author":"tang","year":"2003","journal-title":"Proc Int Test Conf"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/5356275\/05356297.pdf?arnumber=5356297","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T01:00:41Z","timestamp":1633914041000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5356297\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,1]]},"references-count":35,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2009.2035550","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,1]]}}}