{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:48:55Z","timestamp":1759146535876},"reference-count":16,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2010,2,1]],"date-time":"2010-02-01T00:00:00Z","timestamp":1264982400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2010,2]]},"DOI":"10.1109\/tcad.2009.2035564","type":"journal-article","created":{"date-parts":[[2010,1,26]],"date-time":"2010-01-26T17:31:25Z","timestamp":1264527085000},"page":"235-240","source":"Crossref","is-referenced-by-count":13,"title":["A Routing Approach to Reduce Glitches in Low Power FPGAs"],"prefix":"10.1109","volume":"29","author":[{"given":"Quang","family":"Dinh","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Deming","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Martin D. F.","family":"Wong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"175","article-title":"architecture evaluation for power-efficient fpgas","author":"chen","year":"2003","journal-title":"Proc Int Symp Field-Programmable Gate Arrays"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.852293"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"111","DOI":"10.1109\/FPGA.1995.242049","article-title":"pathfinder: a negotiation-based performance-driven router for fpgas","author":"mcmurchie","year":"1995","journal-title":"Third International ACM Symposium on Field-Programmable Gate Arrays"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1975.224279"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/43.775632"},{"key":"ref15","author":"sentovich","year":"1992","journal-title":"SIS A system for sequential circuit synthesis"},{"key":"ref16","year":"2004","journal-title":"Predictive Technology Model"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"318","DOI":"10.1145\/1278480.1278562","article-title":"glitchmap: an fpga technology mapper for low power considering glitches","author":"lei cheng","year":"2007","journal-title":"2007 44th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382677"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"99","DOI":"10.1145\/1514932.1514956","article-title":"a routing approach to reduce glitches in low power fpgas","author":"dinh","year":"2009","journal-title":"Proc Int Symp Physical Design"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/BF01386390"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2001237"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382691"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5145-4_1"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-63465-7_226"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.809645"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/5395722\/05395747.pdf?arnumber=5395747","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,29]],"date-time":"2023-05-29T19:39:56Z","timestamp":1685389196000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5395747\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,2]]},"references-count":16,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2009.2035564","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,2]]}}}