{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,9,13]],"date-time":"2023-09-13T21:17:41Z","timestamp":1694639861156},"reference-count":9,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2010,2,1]],"date-time":"2010-02-01T00:00:00Z","timestamp":1264982400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2010,2]]},"DOI":"10.1109\/tcad.2009.2035581","type":"journal-article","created":{"date-parts":[[2010,1,26]],"date-time":"2010-01-26T17:31:25Z","timestamp":1264527085000},"page":"318-323","source":"Crossref","is-referenced-by-count":5,"title":["Optimal Double Via Insertion With On-Track Preference"],"prefix":"10.1109","volume":"29","author":[{"given":"Kuang-Yao","family":"Lee","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ting-Chi","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Cheng-Kok","family":"Koh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kai-Yuan","family":"Chao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2006151"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1057661.1057696"},{"key":"ref6","first-page":"303","article-title":"postrouting redundant via insertion for yield\/reliability improvement","author":"lee","year":"2006","journal-title":"Proc Asia South Pacific Design Automat Conf"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.917597"},{"key":"ref8","year":"0","journal-title":"QUALEX-MS Package"},{"key":"ref7","year":"0","journal-title":"CPLEX"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2004.835727"},{"key":"ref9","year":"0","journal-title":"The LEDA Package"},{"key":"ref1","first-page":"39","article-title":"a simple via duplication tool for yield enhancement","author":"harrison","year":"2001","journal-title":"Proc Int Sym Defect Fault-Tolerance Very-Large-Scale Integration Syst"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/5395722\/05395741.pdf?arnumber=5395741","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T01:00:39Z","timestamp":1633914039000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5395741\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,2]]},"references-count":9,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2009.2035581","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,2]]}}}