{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T16:09:25Z","timestamp":1780675765716,"version":"3.54.1"},"reference-count":31,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2010,3,1]],"date-time":"2010-03-01T00:00:00Z","timestamp":1267401600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2010,3]]},"DOI":"10.1109\/tcad.2010.2041845","type":"journal-article","created":{"date-parts":[[2010,3,1]],"date-time":"2010-03-01T18:34:41Z","timestamp":1267468481000},"page":"355-366","source":"Crossref","is-referenced-by-count":25,"title":["Pulse Width Allocation and Clock Skew Scheduling: Optimizing Sequential Circuits Based on Pulsed Latches"],"prefix":"10.1109","volume":"29","author":[{"given":"Hyein","family":"Lee","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Seungwhun","family":"Paik","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Youngsoo","family":"Shin","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.917595"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.885834"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-95432-0_7"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/12.55696"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/43.489105"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.159768"},{"key":"ref14","first-page":"137","author":"sapatnekar","year":"2004","journal-title":"Timing"},{"key":"ref15","first-page":"190","author":"sapatnekar","year":"2004","journal-title":"Timing"},{"key":"ref16","first-page":"173","author":"chiang","year":"2007","journal-title":"Design for Manufacturability and Yield for Nano-Scale CMOS"},{"key":"ref17","first-page":"12","article-title":"chip clocking effect on performance for ibm's sa-27e asic technology","volume":"6","author":"carrig","year":"2000","journal-title":"IBM MicroNews"},{"key":"ref18","first-page":"232","article-title":"clock scheduling and clocktree construction for high-performance asics","author":"held","year":"2003","journal-title":"Proc Int Conf Comput -Aided Design"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/4.918917"},{"key":"ref28","year":"0","journal-title":"Opencores"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1999.759136"},{"key":"ref27","year":"2006","journal-title":"Astro User Guide"},{"key":"ref3","first-page":"140","article-title":"a 100 mhz 0.4 w risc processor with 200 mhz multiply-adder, using pulse-register technique","author":"kozu","year":"1996","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/4.962284"},{"key":"ref29","author":"sentovich","year":"1992","journal-title":"SIS A system for sequential circuit synthesis"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/4.962279"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.818146"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803943"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1996.488543"},{"key":"ref9","article-title":"pulse-latch approach reduces dynamic power","author":"shibatani","year":"2006","journal-title":"EE Times"},{"key":"ref1","first-page":"4","author":"chinnery","year":"2002","journal-title":"Closing the Gap between ASIC & Custom"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2009.5413168"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/43.541443"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1986.1676679"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.358042"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS.2004.1412816"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/503048.503067"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1993.580048"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/5419222\/05419229.pdf?arnumber=5419229","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T01:36:29Z","timestamp":1633916189000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5419229\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,3]]},"references-count":31,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2010.2041845","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,3]]}}}