{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,9,13]],"date-time":"2023-09-13T20:59:36Z","timestamp":1694638776027},"reference-count":35,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2010,3,1]],"date-time":"2010-03-01T00:00:00Z","timestamp":1267401600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2010,3]]},"DOI":"10.1109\/tcad.2010.2041847","type":"journal-article","created":{"date-parts":[[2010,3,1]],"date-time":"2010-03-01T18:34:41Z","timestamp":1267468481000},"page":"382-395","source":"Crossref","is-referenced-by-count":5,"title":["Partitioning Interpolant-Based Verification for Effective Unbounded Model Checking"],"prefix":"10.1109","volume":"29","author":[{"given":"Gianpiero","family":"Cabodi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Luz Amanda","family":"Garcia","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marco","family":"Murciano","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sergio","family":"Nocco","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Stefano","family":"Quer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","author":"somenzi","year":"2009","journal-title":"CUDD CU decision diagram packagerelease 2 4 1"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2006.229287"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/1297666.1297669"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2006.229206"},{"key":"ref35","author":"mishchenko","year":"2009","journal-title":"ABC A System for Sequential Synthesis and Verification"},{"key":"ref34","author":"en","year":"2009","journal-title":"The Minisat SAT Solver"},{"key":"ref10","doi-asserted-by":"crossref","first-page":"124","DOI":"10.1007\/10722167_13","article-title":"combining decision diagrams and sat procedures for efficient symbolic model checking","volume":"lncs 2102","author":"williams","year":"2000","journal-title":"Proc Comput -Aided Verification"},{"key":"ref11","first-page":"411","volume":"1785","author":"abdulla","year":"2000","journal-title":"Tools and Algorithms for the Construction and Analysis of Systems"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"250","DOI":"10.1007\/3-540-45657-0_19","article-title":"applying sat methods in unbounded symbolic model checking","volume":"lncs 2404","author":"mcmillan","year":"2002","journal-title":"Proc Comput -Aided Verification"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/775832.776043"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382631"},{"key":"ref15","author":"biere","year":"2007","journal-title":"The Model Checking Competition Web Page"},{"key":"ref16","author":"biere","year":"2008","journal-title":"The Model Checking Competition Web Page"},{"key":"ref17","first-page":"39","article-title":"interpolation and sat-based model checking","volume":"lncs 3725","author":"mcmillan","year":"2005","journal-title":"Proc Comput -Aided Verification"},{"key":"ref18","doi-asserted-by":"crossref","first-page":"367","DOI":"10.1007\/11560548_33","article-title":"improvements to the implementation of interpolant-based model checking","volume":"lncs 3725","author":"marques-silva","year":"2005","journal-title":"Proc Correct Hardware Designs and Verification Methods CHARME 95"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1016\/j.entcs.2006.12.021"},{"key":"ref28","first-page":"87","article-title":"sat-based sequential depth computation","author":"mneimneh","year":"2003","journal-title":"Proc Asia South Pacific Design Automation Conf"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/FMCAD.2008.ECP.30"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1995.480006"},{"key":"ref3","first-page":"1","article-title":"interpolation and sat-based model checking","volume":"lncs 2725","author":"mcmillan","year":"2003","journal-title":"Proc Comput -Aided Verification"},{"key":"ref6","article-title":"inductively finding a reachable state space over-approximation","author":"case","year":"2006","journal-title":"Proc Int Workshop Logic Synthesis"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/378239.378470"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"409","DOI":"10.1007\/3-540-40922-X_23","article-title":"sat-based verification without state space traversal","volume":"lncs 1954","author":"bjesse","year":"2000","journal-title":"Proc Formal Methods in Computer-Aided Design"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364480"},{"key":"ref7","first-page":"176","article-title":"ichecker: an efficient checker for inductive invariants","author":"lu","year":"2006","journal-title":"Proc High-Level Design Validation Test Workshop"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.2140\/pjm.1959.9.129"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-40922-X_8"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.2307\/2963594"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-78163-9_10"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.93"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1999.781333"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.2307\/2275583"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382541"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/293625.293626"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1997.597155"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/5419222\/05419228.pdf?arnumber=5419228","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T01:36:28Z","timestamp":1633916188000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5419228\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,3]]},"references-count":35,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2010.2041847","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,3]]}}}