{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,13]],"date-time":"2026-03-13T15:05:35Z","timestamp":1773414335649,"version":"3.50.1"},"reference-count":55,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2010,4,1]],"date-time":"2010-04-01T00:00:00Z","timestamp":1270080000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2010,4]]},"DOI":"10.1109\/tcad.2010.2042882","type":"journal-article","created":{"date-parts":[[2010,3,24]],"date-time":"2010-03-24T14:31:08Z","timestamp":1269441068000},"page":"509-527","source":"Crossref","is-referenced-by-count":78,"title":["Co-Optimization of Circuits, Layout and Lithography for Predictive Technology Scaling Beyond Gratings"],"prefix":"10.1109","volume":"29","author":[{"given":"Tejas","family":"Jhaveri","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vyacheslav","family":"Rovner","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lars","family":"Liebmann","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Larry","family":"Pileggi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andrzej J.","family":"Strojwas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jason D.","family":"Hibbeler","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","year":"0","journal-title":"Intel pushes lithography limits co-optimizes design\/layout\/process at 45 nm"},{"key":"ref38","author":"jhaveri","year":"2009"},{"key":"ref33","first-page":"69244e 1","article-title":"22 nm half-pitch patterning by cvd spacer self alignment double patterning (sadp)","volume":"6924 2008","author":"bencher","year":"0","journal-title":"Proc SPIE"},{"key":"ref32","year":"0"},{"key":"ref31","doi-asserted-by":"crossref","DOI":"10.1117\/12.814406","article-title":"opc simplification and mask cost reduction using regular design fabrics","volume":"7274","author":"jhaveri","year":"2009","journal-title":"Proc 22nd SPIE Opt Microlithography"},{"key":"ref30","year":"0"},{"key":"ref37","year":"0","journal-title":"International Technology Roadmap for Semiconductors"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2000.913014"},{"key":"ref35","article-title":"optical lithography extensions","author":"owa","year":"2009","journal-title":"IEEE Lithography Workshop"},{"key":"ref34","first-page":"41","article-title":"extending 193 nm immersion with hybrid optical maskless lithography","volume":"49","author":"fritze","year":"2006","journal-title":"Solid State Technol"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2005.193833"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1117\/1.2781583"},{"key":"ref29","first-page":"692503","article-title":"intel design for manufacturing and evolution of design rules","volume":"6925","author":"webb","year":"2008","journal-title":"Proc SPIE Design Manuf Through Design-Process Integr II"},{"key":"ref2","year":"2005","journal-title":"Excerpts from a conversation with Gordon Moore Moore's law"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.1998.658762"},{"key":"ref20","first-page":"255","article-title":"using smart dummy fill and selective reverse etchback for pattern density equalization","author":"lee","year":"2000","journal-title":"Proc CMP-MIC"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1983.12619"},{"key":"ref21","first-page":"70","article-title":"the importance of layout density control in semiconductor manufacturing","author":"singh","year":"2003","journal-title":"Proc Electronic Design Processes Workshop"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1117\/12.771974"},{"key":"ref23","article-title":"future challenges in computational lithography","author":"wiley","year":"2006","journal-title":"Solid State Technol"},{"key":"ref26","article-title":"simplify to survive: prescriptive layouts ensure profitable scaling to 32 nm and beyond","volume":"7275","author":"liebmann","year":"2009","journal-title":"Proc 3rd SPIE Design Manuf Through Design-Process Integr"},{"key":"ref25","article-title":"layout verification in the era of process uncertainty: target process variability bands versus actual process variability bands","volume":"7275","author":"torres","year":"2009","journal-title":"Proc 3rd SPIE Design Manuf Through Design-Process Integr"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1117\/12.814287"},{"key":"ref51","article-title":"line width roughness (lwr) performance of novel surface conditioner solutions for immersion lithography","volume":"6923","author":"lu","year":"2009","journal-title":"Proc 25th SPIE Adv Resist Mater Process Technol"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2008.4796711"},{"key":"ref54","author":"kheterpal","year":"2006"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2009.4977293"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1117\/12.814263"},{"key":"ref10","first-page":"20","article-title":"high-performance circuit design for the ret-enabled 65 nm technology node","volume":"5379","author":"liebmann","year":"2004","journal-title":"Proc 2nd SPIE Design Process Integr Microelectron Manuf"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382674"},{"key":"ref40","author":"ou","year":"0","journal-title":"Intel's dry lithography squeezes out profits for 45 nm"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/640000.640026"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1117\/12.475688"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1117\/12.569398"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1117\/12.544240"},{"key":"ref16","first-page":"68","article-title":"benefiting from polarization-effects of high-na on imaging","volume":"5377","author":"smith","year":"2004","journal-title":"Proc 17th SPIE Opt Lithography"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2008.4588574"},{"key":"ref18","article-title":"total hot spot management from design rule definition to silicon fabrication","author":"inoue","year":"2003","journal-title":"Proc Electron Process Design Workshop"},{"key":"ref19","article-title":"manufacturability metrics and ret tradeoffs for physical design and layout","author":"capodieci","year":"2003","journal-title":"Proc Electron Process Design Workshop"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1080\/14786449608620902"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1974.1050511"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"135","DOI":"10.1145\/196244.196311","article-title":"cost of silicon viewed from vlsi design perspective","author":"maly","year":"1994","journal-title":"31st Design Automation Conference"},{"key":"ref5","article-title":"marching to the beat of moore's law","volume":"6153","author":"bordovsky","year":"2006","journal-title":"Proc SPIE Adv Resist Technol Process"},{"key":"ref8","author":"lammers","year":"2008","journal-title":"Intel 'EUV Facts Don't Add Up' for 22 nm in 2011"},{"key":"ref7","author":"lapedus","year":"2003","journal-title":"Intel drops 157-nm tools from lithography roadmap"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1117\/12.814426"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1117\/3.401208"},{"key":"ref46","doi-asserted-by":"crossref","first-page":"396","DOI":"10.1117\/12.354351","article-title":"multilevel imaging system realizing <formula formulatype=\"inline\"><tex notation=\"tex\">${\\rm k}1 = 0.3$<\/tex><\/formula> lithography","volume":"3979","author":"suzuki","year":"1999","journal-title":"Proc SPIEConf Optical Microlithography XII"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1117\/12.485244"},{"key":"ref48","doi-asserted-by":"crossref","first-page":"344","DOI":"10.1145\/1278480.1278568","article-title":"exact combinatorial optimization methods for physical design of regular logic bricks","author":"taylor","year":"2007","journal-title":"2007 44th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1117\/12.569398"},{"key":"ref42","first-page":"954","article-title":"opc-free and minimally irregular ic design style","author":"maly","year":"2007","journal-title":"Proc 44th Design Autom Conf"},{"key":"ref41","first-page":"20","article-title":"high-performance circuit design for the ret-enabled 65 nm technology node","volume":"5379","author":"liebmann","year":"2004","journal-title":"Proc 2nd SPIE Design Process Integr Microelectron Manuf"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1117\/1.1503349"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1116\/1.1520567"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/5433734\/05433742.pdf?arnumber=5433742","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T01:37:11Z","timestamp":1633916231000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5433742\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,4]]},"references-count":55,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2010.2042882","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,4]]}}}