{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,2]],"date-time":"2026-01-02T07:37:58Z","timestamp":1767339478367},"reference-count":18,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2010,5,1]],"date-time":"2010-05-01T00:00:00Z","timestamp":1272672000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2010,5]]},"DOI":"10.1109\/tcad.2010.2043572","type":"journal-article","created":{"date-parts":[[2010,4,26]],"date-time":"2010-04-26T17:36:20Z","timestamp":1272303380000},"page":"802-815","source":"Crossref","is-referenced-by-count":53,"title":["Analysis of Worst-Case Delay Bounds for On-Chip Packet-Switching Networks"],"prefix":"10.1109","volume":"29","author":[{"given":"Yue","family":"Qian","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhonghai","family":"Lu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wenhua","family":"Dou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-39939-9_1"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1016\/j.comnet.2003.12.004"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1190095.1190105"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/90.731196"},{"key":"ref14","year":"0","journal-title":"OMNeT++ Discrete Event Simulation System"},{"key":"ref15","year":"0","journal-title":"SoCLib simulation environment"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1629435.1629497"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/SOCCON.2009.5398072"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269002"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4471-0459-9"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2004.1286980"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/71.707545"},{"key":"ref5","author":"le boudec","year":"2004","journal-title":"Network Calculus A Theory of Deterministic Queuing Systems for the Internet"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/71.395401"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1120725.1120767"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2000673"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1016\/j.peva.2005.10.003"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.99"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/5452091\/05452093.pdf?arnumber=5452093","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,12,23]],"date-time":"2021-12-23T18:28:18Z","timestamp":1640284098000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5452093\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,5]]},"references-count":18,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2010.2043572","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,5]]}}}