{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,31]],"date-time":"2025-12-31T12:14:20Z","timestamp":1767183260686},"reference-count":34,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2010,5,1]],"date-time":"2010-05-01T00:00:00Z","timestamp":1272672000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2010,5]]},"DOI":"10.1109\/tcad.2010.2043573","type":"journal-article","created":{"date-parts":[[2010,4,26]],"date-time":"2010-04-26T17:36:20Z","timestamp":1272303380000},"page":"697-710","source":"Crossref","is-referenced-by-count":21,"title":["ECO Timing Optimization Using Spare Cells and Technology Remapping"],"prefix":"10.1109","volume":"29","author":[{"given":"Kuan-Hsien","family":"Ho","sequence":"first","affiliation":[]},{"given":"Yen-Pin","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Jia-Wei","family":"Fang","sequence":"additional","affiliation":[]},{"given":"Yao-Wen","family":"Chang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2006.229250"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1990.112223"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.888281"},{"key":"ref30","year":"2003","journal-title":"Library compiler user guide Modeling timing and power technology libraries"},{"key":"ref34","year":"2001","journal-title":"Efficient use of spare gates for post-silicon debug and enhancements"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630017"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2007.4397319"},{"key":"ref12","year":"0","journal-title":"Faraday Technology Corporation"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630018"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630027"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"341","DOI":"10.1145\/37888.37940","article-title":"dagon: technology binding and local optimization by dag matching","author":"keutzer","year":"1987","journal-title":"24th ACM\/IEEE Design Automation Conference"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"348","DOI":"10.1145\/277044.277142","article-title":"Delay-optimal technology mapping by DAG covering","author":"kukimoto","year":"1998","journal-title":"Proceedings 1998 Design and Automation Conference 35th DAC (Cat No 98CH36175) DAC"},{"key":"ref17","first-page":"544","article-title":"engineering change using spare cells with constant insertion","author":"kuo","year":"2007","journal-title":"Proc IEEE\/ACM Int Conf Comput -Aided Design"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2013537"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998371"},{"key":"ref28","doi-asserted-by":"crossref","first-page":"99","DOI":"10.1145\/127601.127635","article-title":"Layout driven technology mapping","author":"pedram","year":"1991","journal-title":"28th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1117\/1.1668275"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/505388.505421"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.890096"},{"key":"ref6","first-page":"271","author":"celik","year":"2002","journal-title":"IC Interconnect Analysis"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/1055137.1055166"},{"key":"ref5","year":"2005","journal-title":"System and method for achieving timing closure in fixed placed designs after implementing logic changes"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2008.01.004"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2008.212"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.825864"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1353629.1353654"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382667"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2174639"},{"key":"ref22","first-page":"145","article-title":"technology mapping: wire length prediction-based technology mapping and fanout optimization","author":"liu","year":"2005","journal-title":"Proc ACM Int Symp Phys Design"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/343647.343814"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2008.4751930"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1514932.1514974"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998370"},{"key":"ref25","year":"0","journal-title":"Logic Synthesis and Verification"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/5452091\/05452097.pdf?arnumber=5452097","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T01:00:57Z","timestamp":1633914057000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5452097\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,5]]},"references-count":34,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2010.2043573","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,5]]}}}