{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,9,13]],"date-time":"2023-09-13T21:10:59Z","timestamp":1694639459162},"reference-count":44,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2010,5,1]],"date-time":"2010-05-01T00:00:00Z","timestamp":1272672000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2010,5]]},"DOI":"10.1109\/tcad.2010.2043588","type":"journal-article","created":{"date-parts":[[2010,4,26]],"date-time":"2010-04-26T17:36:20Z","timestamp":1272303380000},"page":"657-670","source":"Crossref","is-referenced-by-count":8,"title":["HLS-l: A High-Level Synthesis Framework for Latch-Based Architectures"],"prefix":"10.1109","volume":"29","author":[{"given":"Seungwhun","family":"Paik","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Insup","family":"Shin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Taewhan","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Youngsoo","family":"Shin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","year":"2007","journal-title":"NanoSim User Guide"},{"key":"ref38","year":"2006","journal-title":"Prime Time User Guide"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2004.1337542"},{"key":"ref32","first-page":"435","article-title":"compatibility path-based binding algorithm for interconnect reduction in high level synthesis","author":"kim","year":"2007","journal-title":"Proc Int Conf Comput -Aided Design"},{"key":"ref31","year":"0","journal-title":"High level synthesis benchmark"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/359094.359101"},{"key":"ref37","year":"2007","journal-title":"Design Compiler User Guide"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.874326"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.1996.547536"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1002\/0471723703"},{"key":"ref10","first-page":"24","article-title":"an 830 mw, 586 kbps 1024-bit rsa chip design","author":"yeh","year":"2006","journal-title":"Proc Design Autom Test Eur Conf Exhibition"},{"key":"ref40","first-page":"128","article-title":"incremental analysis and elaboration of vhdl description","author":"ahn","year":"1996","journal-title":"Proc Asia Pacific Conf Hardw Description Languages"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523228"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/378239.378542"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917501"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/EURDAC.1992.246263"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.1997.568065"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/43.75629"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/43.511568"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/43.908436"},{"key":"ref19","first-page":"296","article-title":"storage optimization by replacing some flip-flops with latches","author":"wu","year":"1996","journal-title":"Proc Eur Design Autom Conf"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/800158.805069"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/4.918917"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/43.31522"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2003.818324"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/4.760383"},{"key":"ref29","doi-asserted-by":"crossref","first-page":"210","DOI":"10.1145\/37888.37920","article-title":"real: a program for register allocation","author":"kurdahi","year":"1987","journal-title":"24th ACM\/IEEE Design Automation Conference"},{"key":"ref5","first-page":"232","article-title":"clock scheduling and clocktree construction for high performance asics","author":"held","year":"2003","journal-title":"Proc Int Conf Comput -Aided Design"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803943"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1999.759241"},{"key":"ref2","first-page":"4","author":"chinnery","year":"2002","journal-title":"Closing the Gap Between ASIC and Custom"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.818146"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090830"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/370155.370513"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/5.52214"},{"key":"ref21","first-page":"73","article-title":"tolerating process variations in high-level synthesis using transparent latches","author":"chen","year":"2009","journal-title":"Proc Asia South Pacific Design Autom Conf"},{"key":"ref42","year":"2007","journal-title":"DesignWare IP Family Reference Guide"},{"key":"ref24","first-page":"187","author":"de micheli","year":"1994","journal-title":"Synthesis and Optimization of Digital Circuits"},{"key":"ref41","author":"jeon","year":"2002","journal-title":"CDFG toolkit user's guide"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147029"},{"key":"ref44","first-page":"12","article-title":"chip clocking effect on performance for ibms sa-27e asic technology","volume":"6","author":"carrig","year":"2000","journal-title":"IBM MicroNews"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1287\/opre.9.6.841"},{"key":"ref43","year":"2009","journal-title":"ITU-T Recommendation H 264"},{"key":"ref25","first-page":"230","article-title":"resource sharing and binding","author":"de micheli","year":"1994","journal-title":"Synthesis and Optimization of Digital Circuits"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/5452091\/05452109.pdf?arnumber=5452109","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T01:00:53Z","timestamp":1633914053000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5452109\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,5]]},"references-count":44,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2010.2043588","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,5]]}}}