{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:13:14Z","timestamp":1763467994528},"reference-count":48,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2010,5,1]],"date-time":"2010-05-01T00:00:00Z","timestamp":1272672000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2010,5]]},"DOI":"10.1109\/tcad.2010.2043590","type":"journal-article","created":{"date-parts":[[2010,4,26]],"date-time":"2010-04-26T17:36:20Z","timestamp":1272303380000},"page":"788-801","source":"Crossref","is-referenced-by-count":27,"title":["A Cost Effective Approach for Online Error Detection Using Invariant Relationships"],"prefix":"10.1109","volume":"29","author":[{"given":"Nuno","family":"Alves","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alison","family":"Buben","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kundan","family":"Nepal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jennifer","family":"Dworak","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R. Iris","family":"Bahar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687418"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1996.545679"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1997.600290"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/43.310903"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/EURDAC.1996.558227"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-2078-5"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1994.629735"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.1996.547500"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/92.502203"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/343647.344102"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1147\/rd.414.0463"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/274535.274556"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1980.1675608"},{"key":"ref12","first-page":"43","article-title":"probabilistic logics and synthesis of reliable organisms from unreliable components","author":"neumann","year":"1956","journal-title":"Automata Studies"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2004.834955"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1271075"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"35","DOI":"10.1109\/OLT.2003.1214364","article-title":"synthesis of low-cost parity-based partially self-checking circuits","author":"mohanram","year":"2003","journal-title":"Proc On-Line Testing Symp"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.1993.595814"},{"key":"ref17","author":"gssel","year":"1993","journal-title":"Error Detection Circuits"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2004.1299259"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2005.80"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2003.1206281"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805645"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2003.1194770"},{"key":"ref3","first-page":"419","article-title":"balanced redundancy utilization in embedded memory cores for dependable systems","author":"choi","year":"2002","journal-title":"Proc Int Symp Defect Fault-Tolerance Very-Large-Scale Integration Syst"},{"key":"ref6","first-page":"25","article-title":"Transient fault detection via simultaneous multithreading","author":"reinhardt","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.243776"},{"key":"ref5","first-page":"214","article-title":"dual use of superscalar datapath for transient-fault detection and recovery","author":"ray","year":"2001","journal-title":"Proc Int Symp Microarchitecture"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1999.809458"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379247"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2007.38"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.38"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"538","DOI":"10.1007\/10722167_40","article-title":"focs: automatic generation of simulation checkers from formal specifications","author":"abarbanel","year":"2000","journal-title":"Proc Computer Aided Verification"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2004.1347839"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/92.285745"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2008.4484788"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/EDTC.1997.582422"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1016\/S0019-9958(61)80037-5"},{"key":"ref47","doi-asserted-by":"crossref","first-page":"360","DOI":"10.1007\/11527695_27","volume":"3542","author":"mahajan","year":"2005","journal-title":"Lecture Notes in Computer Science"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/43.644041"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1997.643607"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1998.670885"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/567270.567276"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1985.1676535"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2009139"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/FTCS.1988.5315"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2008.916877"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894311"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/5452091\/05452115.pdf?arnumber=5452115","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T01:00:53Z","timestamp":1633914053000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5452115\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,5]]},"references-count":48,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2010.2043590","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,5]]}}}