{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,9,13]],"date-time":"2023-09-13T21:14:30Z","timestamp":1694639670128},"reference-count":9,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2010,6,1]],"date-time":"2010-06-01T00:00:00Z","timestamp":1275350400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2010,6]]},"DOI":"10.1109\/tcad.2010.2043873","type":"journal-article","created":{"date-parts":[[2010,5,28]],"date-time":"2010-05-28T12:56:22Z","timestamp":1275051382000},"page":"993-997","source":"Crossref","is-referenced-by-count":1,"title":["Modeling Interrupts for Software-Based System-on-Chip Verification"],"prefix":"10.1109","volume":"29","author":[{"family":"Xiaoxi Xu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Cheng-Chew Lim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","year":"1997","journal-title":"Automatic verification of external interrupts"},{"key":"ref3","year":"2002","journal-title":"Method for efficient verification of system-on-chip integrated circuit designs including an embedded processor"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1016\/j.entcs.2007.04.002"},{"key":"ref5","first-page":"106","article-title":"thread verification versus interrupt verification","author":"regehr","year":"2006","journal-title":"Proc Federation Logic Conf Multithreading Hardware Software Formal Approaches Design Verification"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/HLDVT.2008.4695865"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.923092"},{"key":"ref2","first-page":"305","article-title":"system-level verification","author":"bergeron","year":"2005","journal-title":"Verification Methodology Manual for SystemVerilog"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"896","DOI":"10.1145\/1278480.1278701","article-title":"automatic verification of external interrupt behaviors for microprocessor design","author":"fu-ching yang","year":"2007","journal-title":"2007 44th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref1","year":"2004","journal-title":"Nios Hardware Development Tutorial ver 1 2"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/5467322\/05467338.pdf?arnumber=5467338","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T01:01:03Z","timestamp":1633914063000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5467338\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,6]]},"references-count":9,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2010.2043873","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,6]]}}}