{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,21]],"date-time":"2026-03-21T19:23:46Z","timestamp":1774121026273,"version":"3.50.1"},"reference-count":31,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2010,6,1]],"date-time":"2010-06-01T00:00:00Z","timestamp":1275350400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2010,6]]},"DOI":"10.1109\/tcad.2010.2048374","type":"journal-article","created":{"date-parts":[[2010,5,28]],"date-time":"2010-05-28T12:56:22Z","timestamp":1275051382000},"page":"939-952","source":"Crossref","is-referenced-by-count":61,"title":["Layout Decomposition Approaches for Double Patterning Lithography"],"prefix":"10.1109","volume":"29","author":[{"given":"Andrew B.","family":"Kahng","sequence":"first","affiliation":[]},{"given":"Chul-Hong","family":"Park","sequence":"additional","affiliation":[]},{"given":"Xu","family":"Xu","sequence":"additional","affiliation":[]},{"given":"Hailong","family":"Yao","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1117\/12.778267"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1117\/12.793116"},{"key":"ref10","first-page":"133","article-title":"New graph bipartizations for double-exposure, bright field alternating phase-shift mask layout","author":"kahng","year":"2001","journal-title":"Proc Asia South Pacific Design Automat Conf"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2005.1560055"},{"key":"ref12","first-page":"652109","article-title":"double patterning design split implementation and validation for the 32 nm node","author":"drapeau","year":"2007","journal-title":"Proc SPIE Conf Design Manufac Through Design-Process Integr"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1117\/12.714278"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1116\/1.2805246"},{"key":"ref15","article-title":"Double patterning lithography: The bridge between low k1 ArF and EUV","author":"finders","year":"2008","journal-title":"Microlithography World"},{"key":"ref16","year":"0","journal-title":"Hardmask"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1117\/12.681805"},{"key":"ref18","first-page":"65200h","article-title":"issues and challenges of double patterning lithography in dram","author":"kim","year":"2006","journal-title":"Proc SPIE Conf Optical Microlithogr"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1117\/12.656187"},{"key":"ref4","year":"0","journal-title":"Design Compiler User's Manual"},{"key":"ref28","first-page":"506","article-title":"double patterning technology friendly detailed routing","author":"cho","year":"2008","journal-title":"Proc IEEE\/ACM Int Conf Comput -Aided Design"},{"key":"ref3","year":"0","journal-title":"Calibre User's Manual"},{"key":"ref27","doi-asserted-by":"crossref","first-page":"107","DOI":"10.1145\/1514932.1514958","article-title":"double patterning layout decomposition for simultaneous conflict and stitch minimization","author":"yuan","year":"2009","journal-title":"Proc Int Symp Phys Design"},{"key":"ref6","year":"2007","journal-title":"International Technology Roadmap for Semiconductors Lithography Chapter"},{"key":"ref5","year":"0","journal-title":"SOC Encounter User's Manual"},{"key":"ref29","first-page":"67302c","article-title":"paving the way to a full chip gate level double patterning application","author":"haffner","year":"2009","journal-title":"Proc SPIE Conf Photomask Technol"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"65202k","DOI":"10.1117\/12.711976","article-title":"<formula formulatype=\"inline\"><tex Notation=\"TeX\">${\\rm Sub}-{\\rm k1} = 0.25$<\/tex><\/formula> lithography with double patterning technique for 45 nm technology node flash memory devices at <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\lambda = 193~{\\rm nm}$<\/tex><\/formula>","author":"capetti","year":"2007","journal-title":"Proc SPIE Conf Optical Microlithogr"},{"key":"ref7","first-page":"65211k","article-title":"double pattern eda solutions for 32 nm hp and beyond","author":"bailey","year":"2007","journal-title":"Proc SPIE Conf Design Manufac Through Design-Process Integr"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1117\/12.801992"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.84"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681616"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1002\/9780470723876"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1117\/12.650991"},{"key":"ref21","first-page":"1508","article-title":"double patterning scheme for sub-0.25 k1 single damascene structures at <formula formulatype=\"inline\"> <tex notation=\"tex\">${\\rm na}=0.75$<\/tex><\/formula>, <formula formulatype=\"inline\"><tex notation=\"tex\">$\\lambda = 193{\\rm nm}$<\/tex><\/formula>","author":"maenhoudt","year":"2005","journal-title":"Proc SPIE Conf Optical Microlithogr"},{"key":"ref24","article-title":"DPT panel discussion","author":"sezginer","year":"2007","journal-title":"Proc SPIE Conf Adv Lithogr"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1117\/12.772891"},{"key":"ref26","year":"0","journal-title":"NANGATE"},{"key":"ref25","first-page":"661","article-title":"Improved algorithms for hypergraph bipartitioning","author":"caldwell","year":"2000","journal-title":"Proc Asia South Pacific Design Automat Conf"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/5467322\/05467327.pdf?arnumber=5467327","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T09:17:07Z","timestamp":1740129427000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5467327\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,6]]},"references-count":31,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2010.2048374","relation":{},"ISSN":["0278-0070"],"issn-type":[{"value":"0278-0070","type":"print"}],"subject":[],"published":{"date-parts":[[2010,6]]}}}