{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,9,13]],"date-time":"2023-09-13T21:08:36Z","timestamp":1694639316394},"reference-count":17,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2010,7,1]],"date-time":"2010-07-01T00:00:00Z","timestamp":1277942400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2010,7]]},"DOI":"10.1109\/tcad.2010.2048397","type":"journal-article","created":{"date-parts":[[2010,6,24]],"date-time":"2010-06-24T18:33:35Z","timestamp":1277404415000},"page":"1070-1082","source":"Crossref","is-referenced-by-count":1,"title":["Dose Map and Placement Co-Optimization for Improved Timing Yield and Leakage Power"],"prefix":"10.1109","volume":"29","author":[{"given":"Kwangok","family":"Jeong","sequence":"first","affiliation":[]},{"given":"Andrew B.","family":"Kahng","sequence":"additional","affiliation":[]},{"given":"Chul-Hong","family":"Park","sequence":"additional","affiliation":[]},{"given":"Hailong","family":"Yao","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1117\/12.485337"},{"key":"ref11","year":"0"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/43.771182"},{"key":"ref13","year":"0","journal-title":"ILOG CPLEX"},{"key":"ref14","year":"0","journal-title":"Synopsys PrimeTimePX"},{"key":"ref15","year":"0","journal-title":"Cadence SoC Encounter"},{"key":"ref16","year":"0"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ESSDERC.2007.4430885"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.857313"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2006.1594809"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1117\/12.537384"},{"key":"ref5","year":"0"},{"key":"ref8","first-page":"760","article-title":"65 nm node gate pattern using attenuated phase shift mask with off-axis illumination and sub-resolution assist features","volume":"5754","author":"zhang","year":"2005","journal-title":"Proc Int Soc Opt Engineers Symp Opt Microlithography"},{"key":"ref7","first-page":"304","article-title":"cd uniformity improvement by active scanner corrections","volume":"4691","author":"van schoot","year":"2002","journal-title":"Proc Int Soc Opt Engineers Symp Opt Microlithography"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.159753"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391600"},{"key":"ref9","first-page":"63490g","article-title":"application of dosemapper for 65-nm gate cd control: strategies and results","volume":"6349","author":"jeewakhan","year":"2006","journal-title":"Proc Int Soc Opt Engineers Symp Photomask Technol"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/5487456\/05487474.pdf?arnumber=5487474","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:43:45Z","timestamp":1633913025000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5487474\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,7]]},"references-count":17,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2010.2048397","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,7]]}}}