{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,2]],"date-time":"2026-05-02T15:09:15Z","timestamp":1777734555373,"version":"3.51.4"},"reference-count":48,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2010,6,1]],"date-time":"2010-06-01T00:00:00Z","timestamp":1275350400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2010,6]]},"DOI":"10.1109\/tcad.2010.2048592","type":"journal-article","created":{"date-parts":[[2010,5,28]],"date-time":"2010-05-28T12:56:22Z","timestamp":1275051382000},"page":"869-882","source":"Crossref","is-referenced-by-count":15,"title":["The Connection-Then-Credit Flow Control Protocol for Heterogeneous Multicore Systems-on-Chip"],"prefix":"10.1109","volume":"29","author":[{"given":"Nicola","family":"Concer","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Luciano","family":"Bononi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael","family":"Soulie","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Riccardo","family":"Locatelli","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Luca P.","family":"Carloni","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2007.4341521"},{"key":"ref38","first-page":"154","article-title":"simulation and analysis of network on chip architectures: ring, spidergon, and 2-d mesh","author":"bononi","year":"2006","journal-title":"Proc Design Autom Test Eur (DATE)"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2005.22"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2007.30"},{"key":"ref31","first-page":"1","article-title":"mapping of mpeg-4 decoding on a flexible architecture platform","author":"van der tol","year":"2002","journal-title":"Proc Soc Photo-Optic Instrum Eng Conf"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2004.35"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/1450135.1450183"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/1284480.1284515"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1007\/1-4020-3454-7_1"},{"key":"ref34","first-page":"81","author":"bekooij","year":"2005","journal-title":"Dataflow Analysis for Real-Time Embedded Multiprocessor System Design"},{"key":"ref10","first-page":"117","article-title":"network on chip: an architecture for billion transistor era","author":"hemani","year":"2000","journal-title":"Proc 18th IEEE NorChip Conf"},{"key":"ref40","article-title":"virtual channels versus multiple physical networks: a comparative analysis","author":"yoon","year":"2010","journal-title":"Proc Design Autom Conf"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.878263"},{"key":"ref12","first-page":"182","article-title":"a 2.9 tb\/s 8 w 64-core circuit-switched network-on-chip in 45 nm cmos","author":"anders","year":"2008","journal-title":"Proc Eur Solid-State Circuits Conf"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2005.95"},{"key":"ref14","author":"micheli","year":"2006","journal-title":"Networks on Chips Technology and Tools (Systems on Silicon)"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1155\/2007\/95859"},{"key":"ref16","author":"dally","year":"2004","journal-title":"Principles and Practices of Interconnection Networks"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"43","DOI":"10.1016\/B978-155860852-8\/50005-5","author":"duato","year":"2003","journal-title":"Interconnection Networks An Engineering Approach"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/IPPS.1995.395983"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2003.1189584"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/1629335.1629363"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2006.1594673"},{"key":"ref27","first-page":"196","author":"hennessy","year":"2006","journal-title":"Computer Architecture A Quantitative Approach"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2008.4484847"},{"key":"ref6","doi-asserted-by":"crossref","DOI":"10.1201\/9781420044720","author":"coppola","year":"2008","journal-title":"Design of Cost-Efficient Interconnect Processing Units Spidergon STNoC"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1504\/IJHPCN.2005.007862"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364416"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"ref7","article-title":"keynote lecture: spidergon stnoc: the communication infrastructure for multiprocessor architectures","author":"coppola","year":"2008","journal-title":"Proc Int Forum Appl -Specific Multiprocessor SoC"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090857"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090858"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISOC.2006.313226"},{"key":"ref20","author":"kubiatowicz","year":"1997","journal-title":"Integrated Shared-Memory and Message-Passing Communication in the Alewife Multiprocessor"},{"key":"ref45","doi-asserted-by":"crossref","first-page":"345","DOI":"10.1007\/11560548_28","article-title":"deadlock prevention in the thereal protocol","author":"gebremichael","year":"2005","journal-title":"Proc Correct Hardware Design Verificat Methods (CHARME) Conf"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1007\/b105353"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.50"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253633"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.29"},{"key":"ref42","first-page":"158","article-title":"the cray t3e network: adaptive routing in a high performance 3-d torus","author":"scott","year":"1996","journal-title":"Proc Hot Chips"},{"key":"ref24","first-page":"51","article-title":"faust: on-chip distributed architecture for a 4 g baseband modem soc","author":"durand","year":"2005","journal-title":"Proc Design Reuse IP-SoC Conf"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1147\/sj.342.0185"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.99"},{"key":"ref44","first-page":"148","article-title":"the directory-based cache coherence protocol for the dash multiprocessor","author":"lenoski","year":"1997","journal-title":"Proc Int Symp Computer Architecture"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/40.903059"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/384286.264206"},{"key":"ref25","first-page":"343","author":"tanenbaum","year":"1988","journal-title":"Computer Networks"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/5467322\/05467323.pdf?arnumber=5467323","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,28]],"date-time":"2021-10-28T13:17:40Z","timestamp":1635427060000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5467323\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,6]]},"references-count":48,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2010.2048592","relation":{},"ISSN":["0278-0070"],"issn-type":[{"value":"0278-0070","type":"print"}],"subject":[],"published":{"date-parts":[[2010,6]]}}}