{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,12]],"date-time":"2026-05-12T02:32:17Z","timestamp":1778553137099,"version":"3.51.4"},"reference-count":46,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2010,6,1]],"date-time":"2010-06-01T00:00:00Z","timestamp":1275350400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2010,6]]},"DOI":"10.1109\/tcad.2010.2048594","type":"journal-article","created":{"date-parts":[[2010,5,28]],"date-time":"2010-05-28T12:56:22Z","timestamp":1275051382000},"page":"897-910","source":"Crossref","is-referenced-by-count":20,"title":["A Reconfigurable Source-Synchronous On-Chip Network for GALS Many-Core Platforms"],"prefix":"10.1109","volume":"29","author":[{"given":"Anh Thien","family":"Tran","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dean Nguyen","family":"Truong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bevan","family":"Baas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.36"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2002.804706"},{"key":"ref33","doi-asserted-by":"crossref","first-page":"108","DOI":"10.1109\/66.827350","article-title":"modeling of interconnect capacitance, delay, and crosstalk in vlsi","volume":"13","author":"wong","year":"2000","journal-title":"IEEE Transactions on Semiconductor Manufacturing"},{"key":"ref32","year":"0","journal-title":"International technology roadmap for semiconductors 2006 update interconnect section"},{"key":"ref31","doi-asserted-by":"crossref","first-page":"2816","DOI":"10.1109\/TED.2006.884077","article-title":"New generation of predictive technology model for sub-45 nm early design exploration","volume":"53","author":"zhao","year":"2006","journal-title":"IEEE Trans Electron Devices"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/IWV.2000.844540"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2009.5071472"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2004.837379"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2005.859612"},{"key":"ref34","year":"0","journal-title":"Predictable technology model interconnect section"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/4.962284"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2013772"},{"key":"ref11","first-page":"732","article-title":"reducing power in high-performance microprocessors","author":"tiwari","year":"1998","journal-title":"Proc Design Autom Conf (DAC)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2007.164"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2007.375263"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1002\/0471224146"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-3385-3"},{"key":"ref16","author":"rabaey","year":"2003","journal-title":"Digital Integrated Circuits A Design Perspective"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.243842"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2005.30"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1996.563543"},{"key":"ref28","first-page":"1","article-title":"simulation and synthesis techniques for asynchronous fifo design","author":"cummings","year":"2002","journal-title":"Proc Synopsys Users Group Conf"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859896"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.18"},{"key":"ref3","first-page":"108","article-title":"An 8-core 64-thread 64b power-efficient SPARC SoC","author":"nawathe","year":"2007","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2002.997877"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.903938"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2006.1696061"},{"key":"ref8","first-page":"98","article-title":"An 80-tile 1.28 TFLOPS networks-on-chip in 65 nm CMOS","author":"vangal","year":"2007","journal-title":"Proc Int Solid-State Circuits Conf"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.29"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MSP.2009.934113"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523070"},{"key":"ref1","author":"hennessy","year":"2007","journal-title":"Computer Architecture A Quantitative Approach"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2008.5074384"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2007.15"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt.2008.0072"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2006.16"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2006.4380812"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014206"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007150"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2007.66"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4378783"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/54.980050"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/4.126534"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2008.4541648"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/1283780.1283790"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/5467322\/05467331.pdf?arnumber=5467331","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,12,23]],"date-time":"2021-12-23T18:10:18Z","timestamp":1640283018000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5467331\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,6]]},"references-count":46,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2010.2048594","relation":{},"ISSN":["0278-0070"],"issn-type":[{"value":"0278-0070","type":"print"}],"subject":[],"published":{"date-parts":[[2010,6]]}}}