{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,3,28]],"date-time":"2024-03-28T18:10:16Z","timestamp":1711649416192},"reference-count":31,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2010,8,1]],"date-time":"2010-08-01T00:00:00Z","timestamp":1280620800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2010,8]]},"DOI":"10.1109\/tcad.2010.2049041","type":"journal-article","created":{"date-parts":[[2010,7,23]],"date-time":"2010-07-23T13:48:34Z","timestamp":1279892914000},"page":"1229-1242","source":"Crossref","is-referenced-by-count":14,"title":["Timing Yield-Aware Color Reassignment and Detailed Placement Perturbation for Bimodal CD Distribution in Double Patterning Lithography"],"prefix":"10.1109","volume":"29","author":[{"given":"Mohit","family":"Gupta","sequence":"first","affiliation":[]},{"given":"Kwangok","family":"Jeong","sequence":"additional","affiliation":[]},{"given":"Andrew B.","family":"Kahng","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref31","year":"0","journal-title":"Table X DP-Based Coloring Conflict Removal for All Testcases (Full Version)"},{"key":"ref30","year":"0","journal-title":"Synopsys PrimeTime User's Manual"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2005.193835"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2005.1466186"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ASMC.2008.4529005"},{"key":"ref13","first-page":"69230h-1","article-title":"Sub-40-nm half-pitch double patterning with resist freezing process","volume":"6923","author":"hori","year":"2008","journal-title":"Proc SPIE Adv Resist Mater Process Technol"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2009.4796527"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2008.4479839"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1572471.1572474"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681616"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1117\/12.712035"},{"key":"ref19","first-page":"1508","article-title":"Double patterning scheme for sub-0.25 k1 single damascene structures at NA = 0.75, ? = 193 nm","author":"maenhoudt","year":"2005","journal-title":"Proc SPIE Opt Microlithography"},{"key":"ref28","year":"0","journal-title":"Cadence RTL Compiler User's Manual"},{"key":"ref4","first-page":"506","article-title":"Double patterning technology friendly detailed routing","author":"cho","year":"2008","journal-title":"Proc IEEE\/ACM Int Conf Comput -Aided Design"},{"key":"ref27","year":"0","journal-title":"ILOG CPLEX"},{"key":"ref3","first-page":"69230g-1","article-title":"Resist freezing process for double-exposure lithography","volume":"6923","author":"chen","year":"2008","journal-title":"Proc SPIE Adv Resist Mater Process Technol"},{"key":"ref6","first-page":"65200g-1","article-title":"Pitch doubling through dual-patterning lithography: Challenges in integration and litho budgets","volume":"6520","author":"dusa","year":"2007","journal-title":"Proc SPIE Symp Optical Microlithography"},{"key":"ref29","year":"0","journal-title":"Cadence SOC Encounter User's Manual"},{"key":"ref5","first-page":"652109-1","article-title":"Double patterning design split implementation and validation for the 32 nm node","volume":"6521","author":"drapeau","year":"2007","journal-title":"Proc SPIE Design Manufacturability"},{"key":"ref8","first-page":"727514-1","article-title":"Design-overlay interactions in metal double patterning","volume":"7275","author":"ghaida","year":"2009","journal-title":"Proc SPIE Design Manufacturability Through Design-Process Integr"},{"key":"ref7","article-title":"Double patterning lithography: The bridge between low k1 ArF and EUV","author":"finders","year":"2008","journal-title":"Microlithography World"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1117\/12.711976"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687512"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1117\/12.692285"},{"key":"ref20","doi-asserted-by":"crossref","first-page":"107","DOI":"10.1145\/1514932.1514958","article-title":"Double patterning layout decomposition for simultaneous conflict and stitch minimization","author":"yuan","year":"2009","journal-title":"Proc ACM Int Symp Phys Design"},{"key":"ref22","year":"2007","journal-title":"International Technology Roadmap for Semiconductors"},{"key":"ref21","first-page":"488","article-title":"Overlay aware interconnect and timing variation modeling for double patterning technology","author":"yang","year":"2008","journal-title":"Proc IEEE\/ACM Int Conf Comput -Aided Design"},{"key":"ref24","year":"0","journal-title":"NANGATE"},{"key":"ref23","year":"0","journal-title":"Predictive Technology Model"},{"key":"ref26","year":"0","journal-title":"Sun OpenSPARC Project"},{"key":"ref25","year":"0","journal-title":"Opencores"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/5512686\/05512693.pdf?arnumber=5512693","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,28]],"date-time":"2024-03-28T17:37:16Z","timestamp":1711647436000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5512693\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,8]]},"references-count":31,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2010.2049041","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,8]]}}}