{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,8]],"date-time":"2026-01-08T08:26:30Z","timestamp":1767860790468,"version":"3.49.0"},"reference-count":28,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2010,9,1]],"date-time":"2010-09-01T00:00:00Z","timestamp":1283299200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2010,9]]},"DOI":"10.1109\/tcad.2010.2049042","type":"journal-article","created":{"date-parts":[[2010,8,24]],"date-time":"2010-08-24T15:35:32Z","timestamp":1282664132000},"page":"1328-1341","source":"Crossref","is-referenced-by-count":16,"title":["Fast Monte Carlo Estimation of Timing Yield With Importance Sampling and Transistor-Level Circuit Simulation"],"prefix":"10.1109","volume":"29","author":[{"given":"Alp Arslan","family":"Bayrakci","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alper","family":"Demir","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Serdar","family":"Tasiran","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"1","article-title":"a fast and accurate monte carlo method for interconnect variation","author":"zhang","year":"2006","journal-title":"Proc IEEE ICICDT"},{"key":"ref11","first-page":"829","article-title":"a framework for accounting for process model uncertainty in statistical static timing analysis","author":"guo yu","year":"2007","journal-title":"2007 44th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2005.193779"},{"key":"ref13","first-page":"526","article-title":"circuit-level mismatch modelling and yield optimization for cmos analog circuits","author":"chen","year":"2007","journal-title":"Proc 25th ICCD"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2009.4810365"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2007.84"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"676","DOI":"10.1145\/1391469.1391645","article-title":"efficient monte carlo based incremental statistical timing analysis","author":"veetil","year":"2008","journal-title":"2008 45th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1002\/9783527617395"},{"key":"ref18","first-page":"7","article-title":"importance sampling and stratification for value-at-risk","author":"glasserman","year":"1999","journal-title":"Proc 6th Int Conf Comput Finance"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.159781"},{"key":"ref28","author":"sokal","year":"1997","journal-title":"Functional Integration Basics and Applications"},{"key":"ref4","year":"0","journal-title":"New TSMC Reference Flow 9 0 Supports 40 nm Process Technology"},{"key":"ref27","year":"0","journal-title":"VLSI Computer-Aided Design (CAD) and Test Research Group"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.907241"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1983.1270035"},{"key":"ref5","article-title":"the count of monte carlo","author":"scheffer","year":"2004","journal-title":"Proc ACM\/IEEE TAU"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2006.229167"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681593"},{"key":"ref2","first-page":"331","article-title":"First-order incremental block-based statistical timing analysis","author":"visweswariah","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364490"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.907047"},{"key":"ref20","author":"bayrakci","year":"2007","journal-title":"Fast Monte Carlo Estimation of Timing Yield Importance Sampling With Stochastic Logical Effort (ISLE)"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2005.1560156"},{"key":"ref21","author":"fang","year":"2006","journal-title":"Design and Modeling for Computer Experiments"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/1057661.1057735"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364532"},{"key":"ref26","author":"petley's","year":"0","journal-title":"0 13 Cell Library Release 8 5"},{"key":"ref25","first-page":"695","article-title":"a neutral netlist of 10 combinational benchmark circuits","author":"brglez","year":"1985","journal-title":"Proc IEEE Int Symp Circuits Syst"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/5552176\/05552215.pdf?arnumber=5552215","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:45:26Z","timestamp":1633913126000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5552215\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,9]]},"references-count":28,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2010.2049042","relation":{},"ISSN":["0278-0070"],"issn-type":[{"value":"0278-0070","type":"print"}],"subject":[],"published":{"date-parts":[[2010,9]]}}}