{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,9,13]],"date-time":"2023-09-13T21:11:27Z","timestamp":1694639487513},"reference-count":49,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2010,8,1]],"date-time":"2010-08-01T00:00:00Z","timestamp":1280620800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2010,8]]},"DOI":"10.1109\/tcad.2010.2049152","type":"journal-article","created":{"date-parts":[[2010,7,23]],"date-time":"2010-07-23T13:48:34Z","timestamp":1279892914000},"page":"1191-1202","source":"Crossref","is-referenced-by-count":8,"title":["Synthesizing Complementary Circuits Automatically"],"prefix":"10.1109","volume":"29","author":[{"given":"ShengYu","family":"Shen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ying","family":"Qin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"KeFei","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"LiQuan","family":"Xiao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"JianMin","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"SiKun","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1987.1270318"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/240518.240555"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1007\/s10601-008-9058-8"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1007\/11499107_40"},{"key":"ref31","first-page":"305","article-title":"on computing minimum unsatisfiable cores","author":"lynce","year":"2004","journal-title":"Proc Int Conf SAT"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-79719-7_18"},{"key":"ref37","author":"mccluskey","year":"1986","journal-title":"Logic Design Principles"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1007\/s10817-007-9084-z"},{"key":"ref35","first-page":"174","article-title":"discovery of minimal unsatisfiable subsets of constraints using hitting set dualization","author":"bailey","year":"2005","journal-title":"Proc Int Symp PADL"},{"key":"ref34","first-page":"847","article-title":"extracting minimum unsatisfiable cores with a greedy genetic algorithm","author":"zhang","year":"2006","journal-title":"Proc Aust Joint Conf Artif Intell Adv Artif Intell"},{"key":"ref28","first-page":"36","article-title":"a scalable algorithm for minimal unsatisfiable core extraction","author":"dershowitz","year":"2006","journal-title":"Proc Int Conf SAT"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2005.1466202"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1007\/s10601-007-9019-7"},{"key":"ref2","author":"dubner","year":"2008","journal-title":"What are the lessons of the blu-ray\/hd-dvd battle? A freakonomics quorum"},{"key":"ref1","author":"kozup","year":"2008","journal-title":"Is 802 11n right for you?"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1999.781333"},{"key":"ref22","year":"2002","journal-title":"IEEE Standard for Information Technology Telecommunications and Information Exchange Between Systems Local and Metropolitan Area Networks Specific Requirements Part 3 Carrier Sense Multiple Access With Collision Detection (CSMA\/CD) Access Method and Physical Layer Specifications Amendment Media Access Control (MAC) Parameters Physical Layers and Management Parameters for 10 Gb\/s Operation"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1955.tb03788.x"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1016\/S1571-0653(04)00320-8"},{"key":"ref23","year":"2010","journal-title":"PCI Express Base Specification Revision 2 1"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996710"},{"key":"ref25","first-page":"109","article-title":"deriving small unsatisfiable cores with dominators","author":"gershman","year":"2006","journal-title":"Proc Int Conf CAV"},{"key":"ref10","first-page":"10880","article-title":"validating sat solvers using an independent resolution-based checker: practical implementations and other applications","author":"zhang","year":"2003","journal-title":"Proc IEEE DATE Conf Exposit"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2003.1240948"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/EUASIC.1991.212878"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065775"},{"key":"ref13","first-page":"250","article-title":"applying sat methods in unbounded symbolic model checking","author":"mcmillan","year":"2002","journal-title":"Proc Int CAV"},{"key":"ref14","first-page":"31","article-title":"minimal assignments for bounded model checking","author":"ravi","year":"2004","journal-title":"Proc Int Conf TACAS"},{"key":"ref15","first-page":"287","article-title":"efficient conflict analysis for finding all satisfying assignments of a boolean circuit","author":"jin","year":"2005","journal-title":"Proc Int Conf TACAS"},{"key":"ref16","first-page":"298","article-title":"minimizing counterexample with unit core extraction and incremental sat","author":"shen","year":"2005","journal-title":"Proc Int Conf VMCAI"},{"key":"ref17","first-page":"275","article-title":"memory efficient all-solutions sat solver and its application for reachability analysis","author":"grumberg","year":"2004","journal-title":"Proc Int Conf FMCAD"},{"key":"ref18","first-page":"524","article-title":"A SAT-based algorithm for reparameterization in symbolic simulation","author":"chauhan","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382631"},{"key":"ref4","year":"2008","journal-title":"Xilinx Core Generator System"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2001.156196"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687472"},{"key":"ref5","year":"2008","journal-title":"DesignWare Library"},{"key":"ref8","first-page":"502","article-title":"Extensible SAT-solver","author":"en","year":"2003","journal-title":"Proc Int Conf SAT"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998262"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/SFCS.1981.34"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253718"},{"key":"ref46","first-page":"570","article-title":"low power logic synthesis for xor based circuits","author":"narayanan","year":"1997","journal-title":"Proc IEEE ICCAD"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/12.544485"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687544"},{"key":"ref47","doi-asserted-by":"crossref","first-page":"18","DOI":"10.1145\/1391469.1391477","article-title":"functionally linear decomposition and synthesis of logic circuits for fpgas","author":"czajkowski","year":"2008","journal-title":"2008 45th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1954.1057465"},{"key":"ref41","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-3154-8","author":"sasao","year":"1993","journal-title":"Logic Synthesis and Optimization"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1992.227867"},{"key":"ref43","author":"davio","year":"1978","journal-title":"Discrete and Switching Functions"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/5512686\/05512692.pdf?arnumber=5512692","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:45:28Z","timestamp":1633913128000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5512692\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,8]]},"references-count":49,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2010.2049152","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,8]]}}}