{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,2]],"date-time":"2022-04-02T02:48:22Z","timestamp":1648867702702},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2010,11,1]],"date-time":"2010-11-01T00:00:00Z","timestamp":1288569600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2010,11]]},"DOI":"10.1109\/tcad.2010.2056411","type":"journal-article","created":{"date-parts":[[2010,10,20]],"date-time":"2010-10-20T19:08:41Z","timestamp":1287601721000},"page":"1818-1822","source":"Crossref","is-referenced-by-count":2,"title":["Variation-Aware Placement With Multi-Cycle Statistical Timing Analysis for FPGAs"],"prefix":"10.1109","volume":"29","author":[{"given":"Gregory","family":"Lucas","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chen","family":"Dong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Deming","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"370","article-title":"timing constraint-driven technology mapping for fpgas considering false paths and multi-clock domains","author":"cheng","year":"2007","journal-title":"Proc ICCAD"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1331897.1331900"},{"key":"ref10","author":"sentovich","year":"1992","journal-title":"SIS A system for sequential circuit synthesis"},{"key":"ref6","author":"ross","year":"2006","journal-title":"A First Course in Probability"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5145-4"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.907047"},{"key":"ref12","year":"2009","journal-title":"Predictive Technology Model"},{"key":"ref8","year":"2008","journal-title":"AN481 Applying Multicycle Exceptions in the Timing Quest Timing Analyzer"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.159746"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2000.838919"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1046192.1046215"},{"key":"ref1","first-page":"177","article-title":"variation-aware placement for fpgas with multi-cycle statistical timing analysis","author":"lucas","year":"2010","journal-title":"Proc FPGA"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/5605300\/05605329.pdf?arnumber=5605329","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:46:24Z","timestamp":1633913184000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5605329\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,11]]},"references-count":12,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2010.2056411","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,11]]}}}