{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:51:59Z","timestamp":1759146719782},"reference-count":23,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2010,9,1]],"date-time":"2010-09-01T00:00:00Z","timestamp":1283299200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2010,9]]},"DOI":"10.1109\/tcad.2010.2059271","type":"journal-article","created":{"date-parts":[[2010,8,24]],"date-time":"2010-08-24T15:35:32Z","timestamp":1282664132000},"page":"1422-1435","source":"Crossref","is-referenced-by-count":27,"title":["Modular Datapath Optimization and Verification Based on Modular-HED"],"prefix":"10.1109","volume":"29","author":[{"given":"Bijan","family":"Alizadeh","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masahiro","family":"Fujita","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"143","article-title":"finding linear building-blocks for rtl synthesis of polynomial datapaths with fixed-size bit-vectors","author":"gopalakrishnan","year":"2007","journal-title":"Proc ICCAD"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382566"},{"key":"ref12","year":"2005","journal-title":"Extensible Programmable and Reconfigurable Embedded Systems Group"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1016\/j.jsc.2007.11.005"},{"key":"ref14","first-page":"52","article-title":"formal verification of word-level specifications","author":"horeth","year":"1999","journal-title":"Proc DATE"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1986.1676819"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/54.587742"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.888277"},{"key":"ref18","first-page":"1","article-title":"a generalization of the smarandache function to several variables","volume":"6","author":"hungerbuhler","year":"2006","journal-title":"Electron J Combin Number Theory"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/s000170050003"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2013998"},{"key":"ref3","first-page":"22","article-title":"modular-hed: a canonical decision diagram for modular equivalence verification of polynomial functions","author":"alizadeh","year":"2008","journal-title":"Proc 5th Workshop CFV"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/321992.322001"},{"key":"ref5","first-page":"1909","article-title":"a normalization method for arithmetic datapath verification","volume":"26","author":"wedler","year":"2007","journal-title":"IEEE TCAD"},{"key":"ref8","first-page":"1154","article-title":"application of symbolic computer algebra in high-level data-flow synthesis","volume":"22","author":"peymandoust","year":"2003","journal-title":"IEEE TCAD"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/363011.363153"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687536"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630151"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1278349.1278362"},{"key":"ref20","author":"krumm","year":"2001","journal-title":"Savitzky-Golay Filters for 2-D Images"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.875712"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090892"},{"key":"ref23","first-page":"3","article-title":"mibench: a free, commercially representative embedded benchmark suite","author":"guthaus","year":"2001","journal-title":"Proc IEEE 4th Annu Workshop Workload Characterizat"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/5552176\/05552210.pdf?arnumber=5552210","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:44:00Z","timestamp":1633913040000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5552210\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,9]]},"references-count":23,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2010.2059271","relation":{},"ISSN":["0278-0070"],"issn-type":[{"value":"0278-0070","type":"print"}],"subject":[],"published":{"date-parts":[[2010,9]]}}}