{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,1,7]],"date-time":"2023-01-07T07:04:06Z","timestamp":1673075046906},"reference-count":32,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2010,11,1]],"date-time":"2010-11-01T00:00:00Z","timestamp":1288569600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2010,11]]},"DOI":"10.1109\/tcad.2010.2061370","type":"journal-article","created":{"date-parts":[[2010,10,20]],"date-time":"2010-10-20T19:08:41Z","timestamp":1287601721000},"page":"1790-1803","source":"Crossref","is-referenced-by-count":16,"title":["Bounded Model Debugging"],"prefix":"10.1109","volume":"29","author":[{"given":"Brian","family":"Keng","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sean","family":"Safarpour","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andreas","family":"Veneris","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref32","first-page":"502","article-title":"An extensible SAT-solver","author":"en","year":"2003","journal-title":"Proc Int Conf Theory Applicat Satisfiability Testing"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/1508128.1508152"},{"key":"ref30","author":"mcmillan","year":"2003","journal-title":"Computer Aided Verification"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382631"},{"key":"ref11","first-page":"159","article-title":"scalable automated verification via expert-system guided transformations","author":"mony","year":"2004","journal-title":"Proc Formal Methods CAD"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090657"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-70545-1_3"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2005.1560216"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.852031"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/FAMCAD.2007.26"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.923234"},{"key":"ref18","author":"jha","year":"2002","journal-title":"Testing of Digital Systems"},{"key":"ref19","first-page":"240","article-title":"a performance-driven qbf-based on iterative logic array representation with applications to verification, debug and test","author":"mangassarian","year":"2007","journal-title":"Proc Int Conf CAD"},{"key":"ref28","author":"zhang","year":"2003","journal-title":"Searching for truth Techniques for satisfiability of Boolean formulas"},{"key":"ref4","first-page":"118","article-title":"bounded model checking","volume":"58","author":"biere","year":"2003","journal-title":"Adv Comput"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/368273.368557"},{"key":"ref3","author":"clarke","year":"1999","journal-title":"Model checking"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1995.480018"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.2307\/2963593"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-9228-4"},{"key":"ref8","first-page":"238","article-title":"resolve and expand","author":"biere","year":"2004","journal-title":"Proc Int Conf Theory Applicat Satisfiability Testing"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2001.156196"},{"key":"ref2","article-title":"international technology roadmap for semiconductors","year":"0","journal-title":"ITRS 2007"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1993.313303"},{"key":"ref1","article-title":"de geus touts new products, says ics will rebound","author":"mcgrath","year":"2009","journal-title":"EE Times"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2010.5419816"},{"key":"ref22","year":"2007","journal-title":"Opencores"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/FMCAD.2009.5351130"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/1366110.1366131"},{"key":"ref23","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-5693-0","author":"huang","year":"1998","journal-title":"Formal Equivalence Checking and Design Debugging"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2013998"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/FMCAD.2008.ECP.9"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/5605300\/05605322.pdf?arnumber=5605322","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:43:46Z","timestamp":1633913026000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5605322\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,11]]},"references-count":32,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2010.2061370","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,11]]}}}