{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,27]],"date-time":"2026-03-27T16:23:58Z","timestamp":1774628638644,"version":"3.50.1"},"reference-count":37,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2010,10,1]],"date-time":"2010-10-01T00:00:00Z","timestamp":1285891200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2010,10]]},"DOI":"10.1109\/tcad.2010.2061530","type":"journal-article","created":{"date-parts":[[2010,9,22]],"date-time":"2010-09-22T19:57:02Z","timestamp":1285185422000},"page":"1509-1522","source":"Crossref","is-referenced-by-count":22,"title":["Exploring FPGA Routing Architecture Stochastically"],"prefix":"10.1109","volume":"29","author":[{"given":"Mingjie","family":"Lin","sequence":"first","affiliation":[]},{"given":"John","family":"Wawrzynek","sequence":"additional","affiliation":[]},{"given":"Abbas El","family":"Gamal","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.884077"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/503048.503052"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/92.711315"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1996.571342"},{"key":"ref37","doi-asserted-by":"crossref","first-page":"415","DOI":"10.1016\/j.physleta.2003.08.070","article-title":"Placement by thermodynamic simulated annealing","volume":"317","author":"de vicente","year":"2003","journal-title":"Phys Lett A"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.2307\/2685208"},{"key":"ref35","doi-asserted-by":"crossref","first-page":"671","DOI":"10.1126\/science.220.4598.671","article-title":"optimization by simulated annealing","volume":"220","author":"kirkpatrick","year":"1983","journal-title":"Science"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2000.852648"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-4941-0"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.887920"},{"key":"ref12","first-page":"192","article-title":"segmented channel routing in nearly as efficient as channel routing (and just as hard)","author":"gamal","year":"1991","journal-title":"Proc Univ California\/Santa Cruz Conf Adv Res VLSI"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1992.279403"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/43.331404"},{"key":"ref15","first-page":"496","article-title":"channel segmentation design for symmetrical fpgas","author":"mak","year":"1997","journal-title":"Proc 1997 Int Conf Comput Design"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/611817.611861"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/43.924831"},{"key":"ref18","year":"1992","journal-title":"Field Programmable Gate Arrays"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/4.75006"},{"key":"ref28","year":"2007","journal-title":"Virtex-II Cpmplete Datasheet (All Four Modules)"},{"key":"ref4","first-page":"19","article-title":"fpga device and architecture evaluation considering process variations","author":"wong","year":"2005","journal-title":"Proc IEEE\/ACM ICCAD"},{"key":"ref27","year":"2003","journal-title":"Quartus II University Interface Program"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1117201.1117205"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/296399.296428"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.852293"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/611843.611844"},{"key":"ref8","year":"2007","journal-title":"Automotive ProASIC3 Flash Family FPGAs Datasheet"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICSICT.2006.306539"},{"key":"ref2","year":"1999","journal-title":"Architecture and CAD for Deep-Submicron FPGAs"},{"key":"ref9","year":"2007","journal-title":"Virtex-II Pro\/Virtex-II Pro X Complete Data Sheet (All Four Modules)"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"213","DOI":"10.1007\/3-540-63465-7_226","article-title":"vpr: a new packing, placement and routing tool for fpga research","author":"betz","year":"1997","journal-title":"Proc 7th Int Workshop Field-Programmable Logic Applications"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/18.532886"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2003.1159751"},{"key":"ref21","author":"azegami","year":"2001","journal-title":"Integrated circuit device with programmable junctions and method of designing such integrated circuit devices"},{"key":"ref24","first-page":"129","article-title":"augmented disjoint switch boxes for fpgas","author":"fan","year":"2005","journal-title":"Proc WISICT"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-30117-2_21"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/1344671.1344693"},{"key":"ref25","first-page":"1","article-title":"totem: custom reconfigurable array generation","author":"compton","year":"2001","journal-title":"Proc 6th Ann IEEE Symp Field-Programmable Custom Comput Mach"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/5580212\/05580223.pdf?arnumber=5580223","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:43:53Z","timestamp":1633913033000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5580223\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,10]]},"references-count":37,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2010.2061530","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,10]]}}}