{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,10]],"date-time":"2025-11-10T20:54:10Z","timestamp":1762808050344},"reference-count":41,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2010,12,1]],"date-time":"2010-12-01T00:00:00Z","timestamp":1291161600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2010,12]]},"DOI":"10.1109\/tcad.2010.2061610","type":"journal-article","created":{"date-parts":[[2010,11,30]],"date-time":"2010-11-30T21:08:25Z","timestamp":1291151305000},"page":"1987-2000","source":"Crossref","is-referenced-by-count":26,"title":["SunFloor 3D: A Tool for Networks on Chip Topology Synthesis for 3-D Systems on Chips"],"prefix":"10.1109","volume":"29","author":[{"given":"Ciprian","family":"Seiculescu","sequence":"first","affiliation":[]},{"given":"Srinivasan","family":"Murali","sequence":"additional","affiliation":[]},{"given":"Luca","family":"Benini","sequence":"additional","affiliation":[]},{"given":"Giovanni","family":"De Micheli","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","first-page":"416","article-title":"a 3-d prototyping chip based on a wafer-level stacking technology","author":"miyakawa","year":"2009","journal-title":"Proc ASPDAC"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.817546"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.13"},{"key":"ref32","first-page":"130","article-title":"design and management of 3-d chip multiprocessors using network-in-memory","volume":"34","author":"li","year":"2006","journal-title":"ISCA"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250680"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2005.1554447"},{"key":"ref37","author":"skiena","year":"1997","journal-title":"The Algorithm Design Manual"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511804441"},{"key":"ref35","first-page":"1188","article-title":"<formula formulatype=\"inline\"><tex notation=\"tex\">$\\times$<\/tex><\/formula> pipeslite: a synthesis oriented design library for networks on chips","author":"stergiou","year":"2005","journal-title":"Proc DATE"},{"key":"ref34","article-title":"supporting vertical links for 3-d networks on chip: toward an automated design and analysis flow","author":"loi","year":"2007","journal-title":"Proc Nanonets"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2005.1466124"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681638"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2003.1240887"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/966747.966758"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2005.1560070"},{"key":"ref14","author":"hansson","year":"2005","journal-title":"A unified approach to mapping and routing on a combined guaranteed service and best-effort network-on-chip architectures"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1151074.1151076"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1233501.1233573"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/12.53599"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/5.929647"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.2006.1648629"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2007.4397268"},{"key":"ref4","first-page":"573","article-title":"system-level point-to-point communication synthesis using floorplanning information","author":"hu","year":"2002","journal-title":"Proc ASPDAC"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.893649"},{"key":"ref3","author":"de micheli","year":"2006","journal-title":"Networks on Chips Technology and Tools"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065727"},{"key":"ref29","first-page":"305","article-title":"performance evaluation for 3-d networks-on-chip","author":"feero","year":"2007","journal-title":"Proc ISVLSI"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.50"},{"key":"ref8","first-page":"914","article-title":"SUNMAP: a tool for automatic topology selection and generation for NoCs","author":"murali","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"ref7","first-page":"688","article-title":"exploiting the routing flexibility for energy\/performance aware mapping of regular noc architectures","author":"hu","year":"2003","journal-title":"Proc DATE"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2000.840047"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269002"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.870069"},{"key":"ref22","first-page":"98","article-title":"interconnect and thermal-aware floorplanning for 3-d microprocessors","author":"hung","year":"2006","journal-title":"Proc ISQED"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382591"},{"key":"ref24","doi-asserted-by":"crossref","first-page":"674","DOI":"10.1145\/1687399.1687524","article-title":"a study of through-silicon-via impact on the 3-d stacked ic layout","author":"kim","year":"2009","journal-title":"Proc IEEE Int Conf Comput -Aided Design"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2006.320081"},{"key":"ref23","first-page":"590","article-title":"3d-staf: scalable temperature and leakage aware floorplanning for 3-d integrated circuits","author":"zhou","year":"2007","journal-title":"Proc ICCAD"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090798"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2007.902172"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/5621029\/05621033.pdf?arnumber=5621033","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,4,1]],"date-time":"2024-04-01T16:53:07Z","timestamp":1711990387000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5621033\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,12]]},"references-count":41,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2010.2061610","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,12]]}}}