{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:46:59Z","timestamp":1759146419890},"reference-count":19,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2010,12,1]],"date-time":"2010-12-01T00:00:00Z","timestamp":1291161600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2010,12]]},"DOI":"10.1109\/tcad.2010.2061654","type":"journal-article","created":{"date-parts":[[2010,11,30]],"date-time":"2010-11-30T21:08:25Z","timestamp":1291151305000},"page":"1921-1930","source":"Crossref","is-referenced-by-count":26,"title":["Clock Skew Minimization in Multi-Voltage Mode Designs Using Adjustable Delay Buffers"],"prefix":"10.1109","volume":"29","author":[{"given":"Yu-Shih","family":"Su","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wing-Kai","family":"Hon","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Cheng-Chih","family":"Yang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shih-Chieh","family":"Chang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yeong-Jar","family":"Chang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/157485.164653"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/4.881198"},{"key":"ref12","first-page":"575","article-title":"Statistical timing analysis driven post-silicon-tunable clock-tree synthesis","author":"tsai","year":"2005","journal-title":"Proc Int Conf Comput -Aided Design"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.825875"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2003.1221149"},{"key":"ref15","first-page":"611","article-title":"a yield improvement methodology using pre and post-silicon statistical clock scheduling","author":"tsai","year":"2004","journal-title":"Proc IEEE\/ACM Int Conf Comput -Aided Design"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.846362"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1993.580151"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/43.536716"},{"key":"ref19","year":"0","journal-title":"Appendix III"},{"key":"ref4","first-page":"5","article-title":"unified adaptivity optimization of clock and logic signals","author":"hu","year":"2007","journal-title":"Proc IEEE\/ACM Int Conf Comput -Aided Design"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1997.643579"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.917960"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/4.962284"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/332357.332370"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/43.673631"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/82.204128"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ASIC.1992.270316"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1493984"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/5621029\/05621030.pdf?arnumber=5621030","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,12,23]],"date-time":"2021-12-23T18:10:09Z","timestamp":1640283009000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5621030\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,12]]},"references-count":19,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2010.2061654","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,12]]}}}