{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,17]],"date-time":"2026-04-17T16:01:07Z","timestamp":1776441667390,"version":"3.51.2"},"reference-count":22,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2010,12,1]],"date-time":"2010-12-01T00:00:00Z","timestamp":1291161600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2010,12]]},"DOI":"10.1109\/tcad.2010.2062830","type":"journal-article","created":{"date-parts":[[2010,11,30]],"date-time":"2010-11-30T21:08:25Z","timestamp":1291151305000},"page":"2014-2026","source":"Crossref","is-referenced-by-count":55,"title":["An Advanced BIRA for Memories With an Optimal Repair Rate and Fast Analysis Speed by Using a Branch Analyzer"],"prefix":"10.1109","volume":"29","author":[{"given":"Woosik","family":"Jeong","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Joohwan","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Taewoo","family":"Han","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kaangchil","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sungho","family":"Kang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"355","article-title":"efficient bisr techniques for word-oriented embedded memories with hierarchical redundancy","author":"lu","year":"2006","journal-title":"Proc IEEE\/ACIS Int Workshop Compon -Based Softw Eng Softw Arch Reuse (ICIS-COMSAR)"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2007.41"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2005988"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2017906"},{"key":"ref14","first-page":"175","article-title":"defect analysis system speeds test and repair of redundant memories","volume":"57","author":"tarr","year":"1984","journal-title":"Electronics"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894250"},{"key":"ref16","first-page":"53","article-title":"a built-in redundancy-analysis scheme for rams with 2-d redundancy using 1-d local bitmap","author":"tseng","year":"2006","journal-title":"Proc DATE"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1986.1586118"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/43.46807"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/24.510815"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2007.28"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2003.821925"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2006.6"},{"key":"ref5","first-page":"1","article-title":"a reconfigurable built-in self-repair scheme for multiple repairable rams in socs","author":"tseng","year":"2006","journal-title":"Proc ITC"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2006.874942"},{"key":"ref7","first-page":"91","article-title":"An integrated built-in test and repair approach for memories with 2-D redundancy","author":"hler","year":"2007","journal-title":"Proc ETS"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.1985.294737"},{"key":"ref1","first-page":"34","article-title":"efficient built-in redundancy analysis for embedded memories with 2-d redundancy","volume":"4","author":"lu","year":"2006","journal-title":"IEEE Trans Very Large Scale Integr"},{"key":"ref9","first-page":"121","article-title":"a bira algorithm for embedded memories with 2-d redundancy","author":"lu","year":"2005","journal-title":"Proc IEEE Int Workshop MTDT"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.1991.199969"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.864128"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1387367"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/5621029\/05621043.pdf?arnumber=5621043","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:43:39Z","timestamp":1633913019000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5621043\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,12]]},"references-count":22,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2010.2062830","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,12]]}}}