{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:52:45Z","timestamp":1759146765862},"reference-count":30,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2011,1,1]],"date-time":"2011-01-01T00:00:00Z","timestamp":1293840000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2011,1]]},"DOI":"10.1109\/tcad.2010.2065990","type":"journal-article","created":{"date-parts":[[2010,12,22]],"date-time":"2010-12-22T01:24:58Z","timestamp":1292981098000},"page":"124-134","source":"Crossref","is-referenced-by-count":50,"title":["Characterization and Implementation of Fault-Tolerant Vertical Links for 3-D Networks-on-Chip"],"prefix":"10.1109","volume":"30","author":[{"given":"Igor","family":"Loi","sequence":"first","affiliation":[]},{"given":"Federico","family":"Angiolini","sequence":"additional","affiliation":[]},{"given":"Shinobu","family":"Fujita","sequence":"additional","affiliation":[]},{"given":"Subhasish","family":"Mitra","sequence":"additional","affiliation":[]},{"given":"Luca","family":"Benini","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref30","first-page":"262","article-title":"synthesis of low-overhead configurable source routing tables for network interfaces","author":"loi","year":"2009","journal-title":"Proc Design Automation Test Eur Conf Exhibit"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/NANONET.2006.346233"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.893649"},{"key":"ref12","first-page":"651","article-title":"clock distribution networks for 3-d integrated circuits","author":"pavdilis","year":"2008","journal-title":"Proc CICC"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090625"},{"key":"ref14","first-page":"242","article-title":"synthesis of networks on chips for 3-d systems on chips","author":"murali","year":"2009","journal-title":"Proc ASP-DAC"},{"key":"ref15","article-title":"why interconnect and lithography modeling impacts yield","volume":"1","author":"rencher","year":"2002","journal-title":"What's Yield got to do with IC"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805830"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2004.1339507"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2034408"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.4108\/ICST.NANONET2007.2033"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1149\/1.1626994"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1412587.1412593"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.858625"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1147\/rd.504.0491"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609348"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISOC.2006.313258"},{"key":"ref5","first-page":"1","article-title":"3-d integration by cu-cu thermo-compression bonding of extremely thinned bulk-si die containing 10 <formula formulatype=\"inline\"><tex notation=\"tex\">$\\mu{\\rm m}$<\/tex><\/formula> pitch through-si vias","author":"swinnen","year":"2006","journal-title":"Proc IEDM"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.873612"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250680"},{"key":"ref1","year":"2009","journal-title":"International Technology Roadmap for Semiconductors"},{"key":"ref20","first-page":"1414","article-title":"developing mesochronous synchronizer to enable 3-d nocs","author":"loi","year":"2008","journal-title":"Proc DATE Conf"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.244033"},{"key":"ref21","year":"2007","journal-title":"Q3D-Extractor"},{"key":"ref24","author":"patti","year":"2007","journal-title":"Impact of wafer-level 3-D stacking on the yield of ICs"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISOC.2006.313226"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1023\/A:1016554821201"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1007\/s11664-001-0039-6"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/5671535\/05671541.pdf?arnumber=5671541","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:45:24Z","timestamp":1633913124000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5671541\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,1]]},"references-count":30,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2010.2065990","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,1]]}}}