{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T12:03:09Z","timestamp":1759147389733},"reference-count":30,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2011,1,1]],"date-time":"2011-01-01T00:00:00Z","timestamp":1293840000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2011,1]]},"DOI":"10.1109\/tcad.2010.2066650","type":"journal-article","created":{"date-parts":[[2010,12,22]],"date-time":"2010-12-22T01:24:58Z","timestamp":1292981098000},"page":"96-109","source":"Crossref","is-referenced-by-count":15,"title":["Buffer Sizing and Polarity Assignment in Clock Tree Synthesis for Power\/Ground Noise Minimization"],"prefix":"10.1109","volume":"30","author":[{"given":"Hochang","family":"Jang","sequence":"first","affiliation":[]},{"given":"Deokjin","family":"Joo","sequence":"additional","affiliation":[]},{"given":"Taewhan","family":"Kim","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/981066.981094"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1497561.1497574"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681608"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2010.5450398"},{"key":"ref13","first-page":"765","article-title":"clock buffer polarity assignment considering capacitive load","author":"lu","year":"2010","journal-title":"Proc IEEE Int Symp Quality Electron Des"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630115"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ASIC.1992.270316"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1002\/0471660302"},{"key":"ref17","author":"garey","year":"1979","journal-title":"Computers and Intractability A Guide to the Theory of NP-Completeness"},{"key":"ref18","author":"martello","year":"1990","journal-title":"Knapsack Problems"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/4.668981"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.804385"},{"key":"ref4","author":"weste","year":"2005","journal-title":"CMOS VLSI Design A Circuits and Systems Perspective"},{"key":"ref27","year":"2004","journal-title":"FSC0H_D 0 13 Standard Cell Databook"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"117","DOI":"10.1023\/A:1007982806152","article-title":"Clock skew optimization for peak current reduction","volume":"16","author":"benini","year":"1997","journal-title":"J VLSI Signal Process"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2006.1594691"},{"key":"ref29","year":"0","journal-title":"3-D Thermal-ADI Simulator the Binary Executable File and Sample Input"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1996.569827"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1233501.1233615"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065629"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.812310"},{"key":"ref9","first-page":"376","article-title":"skew aware polarity assignment in clock tree","author":"chen","year":"2007","journal-title":"Proc IEEE\/ACM Int Conf Comput -Aided Design"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/43.55194"},{"key":"ref20","first-page":"233","article-title":"effects of non-uniform substrate temperature on the clock signal integrity in high performance designs","author":"ajami","year":"2001","journal-title":"Proc IEEE Custom Integr Circuits Conf"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2005.1560133"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/369691.369779"},{"key":"ref24","year":"0","journal-title":"Placement of ISCAS89 Benchmark Circuits"},{"key":"ref23","first-page":"504","article-title":"buffered clock tree synthesis for 3-d ics under thermal variations","author":"minz","year":"2009","journal-title":"Proc IEEE Asia South Pacific Design Autom Conf"},{"key":"ref26","doi-asserted-by":"crossref","first-page":"612","DOI":"10.1145\/157485.165066","article-title":"a clustering-based optimization algorithm in zero-skew routings","author":"edahiro","year":"1993","journal-title":"30th ACM\/IEEE Design Automation Conference"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2004.1283704"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/5671535\/05671543.pdf?arnumber=5671543","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:45:20Z","timestamp":1633913120000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5671543\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,1]]},"references-count":30,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2010.2066650","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,1]]}}}