{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,29]],"date-time":"2026-03-29T16:13:23Z","timestamp":1774800803265,"version":"3.50.1"},"reference-count":28,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2011,1,1]],"date-time":"2011-01-01T00:00:00Z","timestamp":1293840000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2011,1]]},"DOI":"10.1109\/tcad.2010.2067870","type":"journal-article","created":{"date-parts":[[2010,12,22]],"date-time":"2010-12-22T01:24:58Z","timestamp":1292981098000},"page":"45-58","source":"Crossref","is-referenced-by-count":11,"title":["Hierarchical Multialgorithm Parallel Circuit Simulation"],"prefix":"10.1109","volume":"30","author":[{"given":"Xiaoji","family":"Ye","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wei","family":"Dong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peng","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sani","family":"Nassif","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1990.114890"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCS.1979.1084693"},{"key":"ref12","author":"white","year":"1987","journal-title":"Relaxation techniques for the simulation of the VLSI circuits"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1137\/S0895479897317685"},{"key":"ref14","first-page":"113","article-title":"New multilevel Newton–Raphson method for parallel circuit simulation","author":"honkala","year":"2001","journal-title":"Proc Eur Conf Circuit Theory Design"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"238","DOI":"10.1145\/1391469.1391531","article-title":"wavepipe: parallel transient simulation of analog and digital circuits on multi-core shared-memory machines","author":"wei dong","year":"2008","journal-title":"2008 45th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref16","first-page":"73","article-title":"a multi-algorithm approach to parallel circuit simulation","author":"ye","year":"2008","journal-title":"Proc IEEE TAU Workshop"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681554"},{"key":"ref18","first-page":"595","article-title":"TETA: transistor-level engine for timing analysis","author":"dartu","year":"1998","journal-title":"Proceedings 1998 Design and Automation Conference 35th DAC (Cat No 98CH36175) DAC"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998367"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837413"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373608"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/4.918917"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373605"},{"key":"ref6","first-page":"746","article-title":"thousand core chips: a technology perspective","author":"borkar","year":"2007","journal-title":"Proc IEEE\/ACM Design Autom Conf"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373611"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1988.14748"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/43.87598"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.34"},{"key":"ref1","author":"held","year":"2006","journal-title":"From a Few Cores to Many A Tera-scale Computing Research Overview"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/5.48832"},{"key":"ref20","author":"nagel","year":"1975","journal-title":"SPICE2 A computer program to simulate semiconductor circuits"},{"key":"ref22","author":"gear","year":"1971","journal-title":"Numerical Initial Value Problems in Ordinary Differential Equations"},{"key":"ref21","author":"brenan","year":"1989","journal-title":"Numerical Solutions of Initial-Value Problems in Differential-Algebraic Equations"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/355900.355903"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCT.1970.1083133"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2008.4479810"},{"key":"ref25","author":"ortega","year":"1970","journal-title":"Iterative Solution of Nonlinear Equations in Several Variables"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/5671535\/05671539.pdf?arnumber=5671539","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:44:14Z","timestamp":1633913054000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5671539\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,1]]},"references-count":28,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2010.2067870","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,1]]}}}