{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,8]],"date-time":"2026-04-08T20:55:55Z","timestamp":1775681755023,"version":"3.50.1"},"reference-count":42,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2011,2,1]],"date-time":"2011-02-01T00:00:00Z","timestamp":1296518400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2011,2,1]],"date-time":"2011-02-01T00:00:00Z","timestamp":1296518400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2011,2,1]],"date-time":"2011-02-01T00:00:00Z","timestamp":1296518400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2011,2]]},"DOI":"10.1109\/tcad.2010.2077830","type":"journal-article","created":{"date-parts":[[2011,1,17]],"date-time":"2011-01-17T16:11:36Z","timestamp":1295280696000},"page":"295-307","source":"Crossref","is-referenced-by-count":25,"title":["Variation-Aware Task and Communication Mapping for MPSoC Architecture"],"prefix":"10.1109","volume":"30","author":[{"given":"Feng","family":"Wang","sequence":"first","affiliation":[{"name":"Qualcomm Inc., San Diego, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yibo","family":"Chen","sequence":"additional","affiliation":[{"name":"Pennsylvania State University, Department of Computer Science and Engineering, University Park, PA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chrysostomos","family":"Nicopoulos","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Cyprus, Nicosia, Cyprus"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaoxia","family":"Wu","sequence":"additional","affiliation":[{"name":"Qualcomm Inc., San Diego, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuan","family":"Xie","sequence":"additional","affiliation":[{"name":"Pennsylvania State University, Department of Computer Science and Engineering, University Park, PA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Narayanan","family":"Vijaykrishnan","sequence":"additional","affiliation":[{"name":"Pennsylvania State University, Department of Computer Science and Engineering, University Park, PA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","author":"dick","year":"2003","journal-title":"Embedded systems synthesis benchmarks suite (e3s)"},{"key":"ref38","first-page":"188","article-title":"a framework for estimation and minimizing energy dissipation of embedded hw\/sw systems","author":"li","year":"1998","journal-title":"Proc DAC"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1287\/opre.9.2.145"},{"key":"ref32","first-page":"251","article-title":"hierarchical algorithms for assessing probabilistic constraints on system performance","author":"veciana","year":"1998","journal-title":"Proc IEEE\/ACM DAC"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/92.974897"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/RTTAS.1995.516213"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/71.877831"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/75427.75471"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1007\/BF00995499"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.159746"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/71.207593"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/92.585225"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-006-9760-y"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012617"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2002.995019"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379076"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2002.994946"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268854"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"869","DOI":"10.1109\/TVLSI.2007.900742","article-title":"synthesis of predictable networks-on-chip-based interconnect architectures for chip multiprocessors","volume":"15","author":"atienza","year":"2007","journal-title":"IEEE Trans VLSI Syst"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2009.25"},{"key":"ref19","first-page":"621","article-title":"statistical timing analysis considering spatial correlations using a single pert-like traversal","author":"hongliang","year":"2003","journal-title":"Proc Int Conf Comput -Aided Des"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/1233501.1233611"},{"key":"ref4","author":"jerraya","year":"2005","journal-title":"Multiprocessor Systems-on-Chips"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364625"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2002.807764"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/4.982424"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"ref8","first-page":"10688","article-title":"exploiting the routing flexibility for energy\/performance aware mapping of regular noc architectures","volume":"1","author":"hu","year":"2003","journal-title":"Proc DATE"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775920"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-0369-9"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/71.372795"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.110"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.159781"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2005.1560214"},{"key":"ref21","first-page":"331","article-title":"First-order incremental block-based statistical timing analysis","author":"visweswariah","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2005.1560212"},{"key":"ref42","first-page":"68","article-title":"a comparative study of multiprocessor list scheduling heuristics","volume":"1","author":"altman","year":"1994","journal-title":"Proc 27th Hawaii Int Conf Syst Sci Architect"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2005.1560213"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1007\/s11227-007-0139-z"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2005.1560121"},{"key":"ref25","first-page":"560","article-title":"a probabilistic approach to buffer insertion","author":"khandelwal","year":"0","journal-title":"Proc ICCAD 2003"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/5689108\/05690247.pdf?arnumber=5690247","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,4,8]],"date-time":"2026-04-08T20:06:09Z","timestamp":1775678769000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/5690247\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,2]]},"references-count":42,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2010.2077830","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,2]]}}}