{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,16]],"date-time":"2026-03-16T10:20:06Z","timestamp":1773656406516,"version":"3.50.1"},"reference-count":14,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2011,1,1]],"date-time":"2011-01-01T00:00:00Z","timestamp":1293840000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2011,1]]},"DOI":"10.1109\/tcad.2010.2079390","type":"journal-article","created":{"date-parts":[[2010,12,22]],"date-time":"2010-12-22T01:24:58Z","timestamp":1292981098000},"page":"8-17","source":"Crossref","is-referenced-by-count":36,"title":["Floorplanning for Partially Reconfigurable FPGAs"],"prefix":"10.1109","volume":"30","author":[{"given":"P","family":"Banerjee","sequence":"first","affiliation":[]},{"given":"M","family":"Sangtani","sequence":"additional","affiliation":[]},{"given":"S","family":"Sur-Kolay","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","year":"0","journal-title":"hMetis"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/92.748202"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1596543.1596546"},{"key":"ref13","author":"ahuja","year":"1993","journal-title":"Network Flows Theory Algorithms and Applications"},{"key":"ref14","year":"0","journal-title":"LEDA"},{"key":"ref4","author":"sarrafzadeh","year":"1996","journal-title":"An Introduction to VLSI Physical Design"},{"key":"ref3","author":"alpert","year":"2009","journal-title":"Handbook of Algorithms for Physical Design Automation"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.1028"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/54.825678"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.882481"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.Design.2009.36"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt:20070012"},{"key":"ref1","year":"0","journal-title":"Xilinx"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2015738"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/5671535\/05671549.pdf?arnumber=5671549","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:45:54Z","timestamp":1633913154000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5671549\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,1]]},"references-count":14,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2010.2079390","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,1]]}}}