{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T19:39:54Z","timestamp":1771702794435,"version":"3.50.1"},"reference-count":30,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2011,3,1]],"date-time":"2011-03-01T00:00:00Z","timestamp":1298937600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2011,3]]},"DOI":"10.1109\/tcad.2010.2086930","type":"journal-article","created":{"date-parts":[[2011,2,18]],"date-time":"2011-02-18T18:47:25Z","timestamp":1298054845000},"page":"427-440","source":"Crossref","is-referenced-by-count":34,"title":["A Bidirectional NoC (BiNoC) Architecture With Dynamic Self-Reconfigurable Channel"],"prefix":"10.1109","volume":"30","author":[{"given":"Ying-Cherng","family":"Lan","sequence":"first","affiliation":[]},{"given":"Hsiao-An","family":"Lin","sequence":"additional","affiliation":[]},{"given":"Shih-Hsin","family":"Lo","sequence":"additional","affiliation":[]},{"given":"Yu Hen","family":"Hu","sequence":"additional","affiliation":[]},{"given":"Sao-Jie","family":"Chen","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4378785"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/43.748162"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/43.974137"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917547"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2002.1016885"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2005.22"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1132952.1132953"},{"key":"ref16","first-page":"69","article-title":"key research problems in noc design: a holistic perspective","author":"orgas","year":"2005","journal-title":"Proc CODES ISSS"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2010691"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1255456.1255460"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4378787"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.888287"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2009.5071476"},{"key":"ref27","year":"2007","journal-title":"International Technology Roadmap for Semiconductors"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"ref6","author":"dally","year":"2004","journal-title":"Principles and Practices of Interconnection Networks"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/1231956.1231969"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2009.41"},{"key":"ref8","first-page":"845","article-title":"a multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for network-on-chip","author":"murali","year":"2006","journal-title":"Proc DAC"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/71.877831"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"ref9","author":"lis","year":"2009","journal-title":"Guaranteed In-Order Packet Delivery Using Exclusive Dynamic Virtual Channel Allocation"},{"key":"ref1","year":"2003","journal-title":"Networks on Chip"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090667"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/356586.356588"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903268"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.852438"},{"key":"ref23","author":"dick","year":"2009","journal-title":"Embedded System Synthesis Benchmark Suites (E3S)"},{"key":"ref26","doi-asserted-by":"crossref","first-page":"490","DOI":"10.1109\/5.920580","article-title":"The future of wires","volume":"89","author":"ho","year":"2001","journal-title":"Proc IEEE"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2011232"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/5715593\/05715603.pdf?arnumber=5715603","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,12,23]],"date-time":"2021-12-23T01:39:13Z","timestamp":1640223553000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5715603\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,3]]},"references-count":30,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2010.2086930","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,3]]}}}