{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T06:38:41Z","timestamp":1725431921617},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2011,3,1]],"date-time":"2011-03-01T00:00:00Z","timestamp":1298937600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2011,3]]},"DOI":"10.1109\/tcad.2010.2092510","type":"journal-article","created":{"date-parts":[[2011,2,18]],"date-time":"2011-02-18T18:47:25Z","timestamp":1298054845000},"page":"455-463","source":"Crossref","is-referenced-by-count":4,"title":["Using Launch-on-Capture for Testing Scan Designs Containing Synchronous and Asynchronous Clock Domains"],"prefix":"10.1109","volume":"30","author":[{"given":"Shianling","family":"Wu","sequence":"first","affiliation":[]},{"given":"Laung-Terng","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Xiaoqing","family":"Wen","sequence":"additional","affiliation":[]},{"given":"Zhigang","family":"Jiang","sequence":"additional","affiliation":[]},{"given":"Lang","family":"Tan","sequence":"additional","affiliation":[]},{"given":"Yu","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Yu","family":"Hu","sequence":"additional","affiliation":[]},{"given":"Wen-Ben","family":"Jone","sequence":"additional","affiliation":[]},{"given":"Michael S.","family":"Hsiao","sequence":"additional","affiliation":[]},{"given":"James Chien-Mo","family":"Li","sequence":"additional","affiliation":[]},{"given":"Jiun-Lang","family":"Huang","sequence":"additional","affiliation":[]},{"given":"Lizhen","family":"Yu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2006.91"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2006.127"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2007.61"},{"key":"ref13","first-page":"1","article-title":"achieving high transition delay fault coverage with partial dtsff scan chains","author":"xu","year":"2007","journal-title":"Proc IEEE Int Test Conf"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2008.4700648"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805650"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.199"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2006.297641"},{"key":"ref18","doi-asserted-by":"crossref","first-page":"341","DOI":"10.1109\/ATS.2007.61","article-title":"an on-chip test clock control scheme for multi-clock at-speed testing","author":"fan","year":"2007","journal-title":"Proc IEEE Asian Test Symp"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2007.76"},{"key":"ref4","year":"2006","journal-title":"VLSI Test Principles and Architectures Design for Testability"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511816321"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/43.298042"},{"key":"ref5","year":"2007","journal-title":"System-on-Chip Test Architectures Nanometer Design for Testability"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269074"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/43.238615"},{"key":"ref2","author":"bushnell","year":"2000","journal-title":"Essentials of Electronic Testing for Digital Memory and Mixed-Signal VLSI Circuits"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2006.49"},{"key":"ref1","author":"abramovici","year":"1990","journal-title":"Digital Systems Testing and Testable Design"},{"key":"ref20","year":"2007","journal-title":"Multiple-capture DFT system for detecting or locating crossing clock-domain faults during self-test or scan-test"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2035483"},{"key":"ref21","year":"2008","journal-title":"Multiple-capture DFT system for detecting or locating crossing clock-domain faults during self-test or scan-test"},{"key":"ref24","year":"2007","journal-title":"Method for Performing ATPG and Fault Simulation in a Scan-Based Integrated Circuit"},{"key":"ref23","year":"2006","journal-title":"Smart Capture for ATPG (Automatic Test Pattern Generation) and Fault Simulation of Scan-Based Integrated Circuits"},{"key":"ref26","first-page":"662","article-title":"test generation for designs with multiple clocks","author":"lin","year":"2003","journal-title":"Proc IEEE\/ACM Design Autom Conf"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041755"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/5715593\/05715613.pdf?arnumber=5715613","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,19]],"date-time":"2021-11-19T04:27:04Z","timestamp":1637296024000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5715613\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,3]]},"references-count":26,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2010.2092510","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,3]]}}}