{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,29]],"date-time":"2022-03-29T17:52:55Z","timestamp":1648576375954},"reference-count":32,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2011,2,1]],"date-time":"2011-02-01T00:00:00Z","timestamp":1296518400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2011,2]]},"DOI":"10.1109\/tcad.2010.2097170","type":"journal-article","created":{"date-parts":[[2011,1,17]],"date-time":"2011-01-17T21:11:36Z","timestamp":1295298696000},"page":"167-179","source":"Crossref","is-referenced-by-count":1,"title":["Bus Matrix Synthesis Based on Steiner Graphs for Power Efficient System-on-Chip Communications"],"prefix":"10.1109","volume":"30","author":[{"given":"Renshen","family":"Wang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yulei","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nan-Chi","family":"Chou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Evangeline F. Y.","family":"Young","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chung-Kuan","family":"Cheng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ronald","family":"Graham","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref32","year":"2008","journal-title":"Avalon Interface Specifications"},{"key":"ref31","year":"2003","journal-title":"Amba 3 Specification"},{"key":"ref30","year":"1999","journal-title":"IBM White Paper"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"ref11","first-page":"622","article-title":"clock-tree power optimization based on rtl clock-gating","author":"donno","year":"2003","journal-title":"Proc ACM\/IEEE Des Autom Conf"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/43.329264"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/5.920580"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"1563","DOI":"10.1109\/43.331412","article-title":"an edge-based heuristic for steiner routing","volume":"13","author":"hsieh","year":"1994","journal-title":"IEEE Trans Comput -Aided Design"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1016720.1016777"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2000.896509"},{"key":"ref17","first-page":"565","article-title":"floorplan-aware automated synthesis of bus-based communication architectures","author":"pasricha","year":"2005","journal-title":"Proc ACM\/IEEE Des Autom Conf"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1176254.1176327"},{"key":"ref19","first-page":"783","article-title":"constraint-drive communication synthesis","author":"pinto","year":"2002","journal-title":"Proc ACM\/IEEE Des Autom Conf"},{"key":"ref28","doi-asserted-by":"crossref","first-page":"61","DOI":"10.1145\/1572471.1572482","article-title":"prediction of high-performance on-chip global interconnection","author":"zhang","year":"2009","journal-title":"Proc Int Workshop Syst -Level Interconnect Prediction"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1137\/S0895480103431046"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2007.139"},{"key":"ref3","author":"asanovic","year":"2006","journal-title":"The Landscape of Parallel Computing Research A View from Berkeley"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/92.748197"},{"key":"ref29","year":"1999","journal-title":"AMBA 2 0 Specification"},{"key":"ref5","first-page":"415","article-title":"clock-gating and its application to low power design of sequential circuits","volume":"47","author":"ca","year":"2000","journal-title":"Proc IEEE Custom Integr Circuits Conf"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/43.137519"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/43.673630"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147012"},{"key":"ref9","first-page":"xv","article-title":"keynote: the end of denial architecture and the rise of throughput computing","author":"dally","year":"2009","journal-title":"Proc ACM\/IEEE Des Autom Conf"},{"key":"ref1","author":"adve","year":"2008","journal-title":"Parallel Computing Research at Illinois The Upcrc Agenda"},{"key":"ref20","doi-asserted-by":"crossref","first-page":"90","DOI":"10.1109\/LPE.2000.155259","article-title":"gated-v\/sub dd\/: a circuit technique to reduce leakage in deep-submicron cache memories","author":"powell","year":"2000","journal-title":"ISLPED 00 the 2000 International Symposium on Low Power Electronics and Design (Cat No 00TH8514) LPE-00"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1137\/S0097539704371353"},{"key":"ref21","doi-asserted-by":"crossref","first-page":"277","DOI":"10.1007\/BF01758762","article-title":"The rectilinear Steiner arborescence problem","volume":"7","author":"rao","year":"1992","journal-title":"Algorithmica"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/1735023.1735049"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1629958"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1002\/net.1026"},{"key":"ref25","author":"west","year":"1999","journal-title":"Introduction to Graph Theory"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/5689108\/05689113.pdf?arnumber=5689113","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:46:15Z","timestamp":1633909575000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5689113\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,2]]},"references-count":32,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2010.2097170","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,2]]}}}