{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,17]],"date-time":"2025-10-17T13:37:47Z","timestamp":1760708267555},"reference-count":31,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2011,2,1]],"date-time":"2011-02-01T00:00:00Z","timestamp":1296518400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2011,2]]},"DOI":"10.1109\/tcad.2010.2097172","type":"journal-article","created":{"date-parts":[[2011,1,17]],"date-time":"2011-01-17T21:11:36Z","timestamp":1295298696000},"page":"180-193","source":"Crossref","is-referenced-by-count":56,"title":["Comprehensive Generation of Hierarchical Placement Rules for Analog Integrated Circuits"],"prefix":"10.1109","volume":"30","author":[{"given":"Michael","family":"Eick","sequence":"first","affiliation":[]},{"given":"Martin","family":"Strasser","sequence":"additional","affiliation":[]},{"given":"Kun","family":"Lu","sequence":"additional","affiliation":[]},{"given":"Ulf","family":"Schlichtmann","sequence":"additional","affiliation":[]},{"given":"Helmut E.","family":"Graeb","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref31","year":"2009","journal-title":"WiCkeD"},{"key":"ref30","year":"2008","journal-title":"Virtuoso 6 Schematic Editor XL"},{"key":"ref10","first-page":"166","article-title":"automated analog circuits symmetrical layout constraint extraction by partition","volume":"1","author":"yi","year":"2003","journal-title":"Proc 5th Int Conf ASIC"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICASIC.2005.1611454"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1994.408818"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1996.563593"},{"key":"ref14","first-page":"31","article-title":"subgemini: identifying subcircuits using a fast subgraph isomorphism algorithm","author":"ohlrich","year":"1993","journal-title":"Proc ACM\/IEEE DAC"},{"key":"ref15","first-page":"772","article-title":"symmetry constraint based on mismatch analysis for analog layout in soi technology","author":"liu","year":"2008","journal-title":"Proc Asia South Pacific DAC"},{"key":"ref16","first-page":"400","article-title":"hierarchical extraction and verification of symmetry constraints for analog layout automation","author":"bhattacharya","year":"2004","journal-title":"Proc Asia South Pacific DAC"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2006143"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1735023.1735039"},{"key":"ref19","author":"hastings","year":"2001","journal-title":"The Art of Analog Layout"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.923728"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681591"},{"key":"ref27","author":"laker","year":"1994","journal-title":"Design of Analog Integrated Circuits and Systems"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"791","DOI":"10.1109\/TCAD.2009.2017433","article-title":"analog placement based on symmetry-island formulation","volume":"28","author":"lin","year":"2009","journal-title":"IEEE Trans Comput -Aided Des Integr Circuits Syst"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1993.580089"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1987.1052729"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630064"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/43.511572"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/43.205002"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1514932.1514952"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"481","DOI":"10.1049\/ip-g-2.1992.0076","article-title":"Generalized approach to automatic custom layout of analogue ICs","volume":"139","author":"chen","year":"1992","journal-title":"IEE Proc G Circuits Devices Syst"},{"key":"ref1","first-page":"43","article-title":"analog layout synthesis: what's missing?","author":"rutenbar","year":"2010","journal-title":"Proc ACM\/SIGDA ISPD"},{"key":"ref20","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-2756-5","author":"cohn","year":"1994","journal-title":"Analog Device-Level Layout Automation"},{"key":"ref22","author":"harary","year":"1969","journal-title":"Graph Theory (Addison-Wesley Series in Mathematics)"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/0-306-47673-8_33"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-3962-9"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JRPROC.1953.274449"},{"key":"ref26","author":"everitt","year":"1993","journal-title":"Cluster Analysis"},{"key":"ref25","author":"sedgewick","year":"1988","journal-title":"Algorithms"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/5689108\/05689366.pdf?arnumber=5689366","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:46:15Z","timestamp":1633909575000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5689366\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,2]]},"references-count":31,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2010.2097172","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,2]]}}}