{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,1,11]],"date-time":"2023-01-11T03:29:59Z","timestamp":1673407799441},"reference-count":15,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2011,2,1]],"date-time":"2011-02-01T00:00:00Z","timestamp":1296518400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2011,2]]},"DOI":"10.1109\/tcad.2010.2097191","type":"journal-article","created":{"date-parts":[[2011,1,17]],"date-time":"2011-01-17T21:11:36Z","timestamp":1295298696000},"page":"229-241","source":"Crossref","is-referenced-by-count":8,"title":["On Cell Layout-Performance Relationships in VeSFET-Based, High-Density Regular Circuits"],"prefix":"10.1109","volume":"30","author":[{"family":"Yi-Wei Lin","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Malgorzata","family":"Marek-Sadowska","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"W P","family":"Maly","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1981.1675787"},{"key":"ref11","author":"sentovich","year":"1992","journal-title":"SIS A system for sequential circuit synthesis"},{"key":"ref12","year":"0","journal-title":"Dragon Placement Version 3 01"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2006082"},{"key":"ref14","first-page":"265","article-title":"potential slack budgeting with clock skew optimization","author":"wang","year":"2004","journal-title":"Proc ICCD"},{"key":"ref15","year":"0","journal-title":"GLPK Linear Programming Kit"},{"key":"ref4","author":"maly","year":"2008","journal-title":"Complementary vertical transistors"},{"key":"ref3","first-page":"954","article-title":"opc-free and minimal irregular ic design style","author":"maly","year":"2007","journal-title":"Proc Des Automat Conf"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1735023.1735062"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2008.4751916"},{"key":"ref8","year":"0","journal-title":"Predictive Technology Model"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1514932.1514954"},{"key":"ref2","first-page":"353","article-title":"design methodology for ic manufacturability based on regular logic-bricks","author":"kheterpal","year":"2005","journal-title":"Proc Design Automat Conf"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382645"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2000.838853"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/5689108\/05689121.pdf?arnumber=5689121","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:46:15Z","timestamp":1633909575000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5689121\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,2]]},"references-count":15,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2010.2097191","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,2]]}}}