{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,6,6]],"date-time":"2024-06-06T19:58:03Z","timestamp":1717703883597},"reference-count":25,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2011,4,1]],"date-time":"2011-04-01T00:00:00Z","timestamp":1301616000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2011,4]]},"DOI":"10.1109\/tcad.2010.2097450","type":"journal-article","created":{"date-parts":[[2011,3,22]],"date-time":"2011-03-22T15:04:38Z","timestamp":1300806278000},"page":"617-630","source":"Crossref","is-referenced-by-count":13,"title":["Verification of Analog\/Mixed-Signal Circuits Using Labeled Hybrid Petri Nets"],"prefix":"10.1109","volume":"30","author":[{"given":"Scott","family":"Little","sequence":"first","affiliation":[]},{"given":"David","family":"Walter","sequence":"additional","affiliation":[]},{"given":"Chris","family":"Myers","sequence":"additional","affiliation":[]},{"given":"Robert","family":"Thacker","sequence":"additional","affiliation":[]},{"given":"Satish","family":"Batchu","sequence":"additional","affiliation":[]},{"given":"Tomohiro","family":"Yoneda","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1233501.1233556"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1142\/S0129054110007209"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1016\/j.entcs.2006.02.018"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1016\/0304-3975(94)90010-8"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/32.75415"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"209","DOI":"10.1007\/3-540-57318-6_30","volume":"736","author":"alur","year":"1992","journal-title":"Hybrid Systems"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008330914786"},{"key":"ref17","author":"walter","year":"2007","journal-title":"Verification of analog and mixed-signal circuits using symbolic methods"},{"key":"ref18","author":"little","year":"2008","journal-title":"Efficient modeling and verification of analog\/mixed-signal circuits using labeled hybrid petri nets"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/10722167_47"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012684"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2008.05.013"},{"key":"ref6","first-page":"258","article-title":"PHAVer: Algorithmic verification of hybrid systems past hytech","volume":"3414","author":"frehse","year":"2005","journal-title":"Proc HSCC"},{"key":"ref5","first-page":"401","article-title":"On discrete modeling and model checking for nonlinear analog systems","volume":"2404","author":"hartong","year":"2002","journal-title":"Proc Int Conf CAV"},{"key":"ref8","first-page":"426","article-title":"Verification of analog and mixed-signal circuits using timed hybrid petri nets","volume":"3299","author":"little","year":"2004","journal-title":"Proc ATVA"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.244113"},{"key":"ref2","first-page":"21","article-title":"Verification of analog and mixed-signal circuits using hybrid systems techniques","volume":"3312","author":"dang","year":"2004","journal-title":"Proc FMCAD"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2006159"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382573"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2001.913329"},{"key":"ref22","doi-asserted-by":"crossref","first-page":"197","DOI":"10.1007\/3-540-52148-8_17","article-title":"Timing assumptions and verification of finite-state concurrent systems","volume":"407","author":"dill","year":"1989","journal-title":"Proc Automat Verification Methods Finite-State Syst"},{"key":"ref21","first-page":"123","article-title":"Time petri nets analysis with TINA","author":"berthomieu","year":"2006","journal-title":"Proc Int Conf QEST"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1007\/s100090050008"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1006\/jcss.1998.1581"},{"key":"ref25","author":"little","year":"2010","journal-title":"Appendix A description of the DAC and phase interpolator examples"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/5737840\/05737853.pdf?arnumber=5737853","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:46:25Z","timestamp":1633909585000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5737853\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,4]]},"references-count":25,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2010.2097450","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,4]]}}}