{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,2]],"date-time":"2026-06-02T10:51:06Z","timestamp":1780397466614,"version":"3.54.1"},"reference-count":32,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2011,5,1]],"date-time":"2011-05-01T00:00:00Z","timestamp":1304208000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2011,5]]},"DOI":"10.1109\/tcad.2010.2100550","type":"journal-article","created":{"date-parts":[[2011,4,21]],"date-time":"2011-04-21T15:11:58Z","timestamp":1303398718000},"page":"704-717","source":"Crossref","is-referenced-by-count":32,"title":["Net-Aware Critical Area Extraction for Opens in VLSI Circuits Via Higher-Order Voronoi Diagrams"],"prefix":"10.1109","volume":"30","author":[{"given":"Evanthia","family":"Papadopoulou","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-10631-6_26"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1142\/S0218195904001536"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/502090.502095"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1985.1052404"},{"key":"ref11","first-page":"91","author":"koren","year":"1988","journal-title":"Yield Modeling and Defect Tolerance in VLSI Circuits"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/66.382276"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.819426"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/43.743724"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/43.127625"},{"key":"ref16","author":"rogenski","year":"1995","journal-title":"Extraction of breaks in rectilinear layouts by plane sweeps"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1986.1270225"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/43.790624"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.816141"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1137\/0201010"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-77120-3_62"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1142\/S0218195901000663"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/s00453-004-1095-0"},{"key":"ref6","article-title":"Voronoi CAA: Voronoi critical area analysis","year":"0","journal-title":"IBM CAD Tool"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/362248.362272"},{"key":"ref5","first-page":"181","article-title":"The higher order Hausdorff Voronoi diagram and VLSI critical area extraction for via-blocks","author":"papadopoulou","year":"2008","journal-title":"International Symposium on Voronoi Diagrams in Science and Engineering"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/66.388016"},{"key":"ref7","article-title":"Model-based verification and analysis for 65\/45 nm physical design","author":"braasch","year":"2007","journal-title":"CDNLive!"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/43.920683"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1147\/rd.284.0461"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/43.752929"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/43.833204"},{"key":"ref22","year":"2007","journal-title":"Method and system for analyzing an integrated circuit based on sample windows selected using an open deterministic sequencing technique"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1142\/S0218195901000626"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1982.1676031"},{"key":"ref23","first-page":"243","article-title":"Measurement and reduction of critical area using Voronoi diagrams","author":"maynard","year":"2005","journal-title":"Proc IEEEI\/SEMI Adv Semicond Manuf Conf Workshop"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1016\/j.ipl.2006.07.008"},{"key":"ref25","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-662-04245-8","author":"de berg","year":"2000","journal-title":"Computational Geometry Algorithms and Applications"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/5752406\/05752411.pdf?arnumber=5752411","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:46:10Z","timestamp":1633909570000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5752411\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,5]]},"references-count":32,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2010.2100550","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,5]]}}}