{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:50:56Z","timestamp":1759146656320},"reference-count":54,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2011,6,1]],"date-time":"2011-06-01T00:00:00Z","timestamp":1306886400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2011,6]]},"DOI":"10.1109\/tcad.2010.2101371","type":"journal-article","created":{"date-parts":[[2011,5,17]],"date-time":"2011-05-17T20:43:27Z","timestamp":1305665007000},"page":"905-918","source":"Crossref","is-referenced-by-count":30,"title":["Runtime Power Management of 3-D Multi-Core Architectures Under Peak Power and Temperature Constraints"],"prefix":"10.1109","volume":"30","author":[{"given":"Kyungsu","family":"Kang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jungsoo","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sungjoo","family":"Yoo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chong-Min","family":"Kyung","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","first-page":"106","article-title":"The implementation of the 65 nm dual-core 64 b Merom processor","author":"sakran","year":"2007","journal-title":"Proc ISSCC"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1287\/opre.11.3.399"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.876103"},{"key":"ref32","first-page":"2.1","year":"2000","journal-title":"The CRC Handbook of Thermal Engineering"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090885"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2009.27"},{"key":"ref37","first-page":"240","article-title":"A memory-level parallelism aware fetch policy for SMT processors","author":"eyerman","year":"2007","journal-title":"Proc HPCA"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2009.136"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/1233501.1233619"},{"key":"ref34","first-page":"469","article-title":"Die stacking (3-D) microarchitecture","author":"black","year":"2006","journal-title":"Proc Int Symp Microarchitect"},{"key":"ref28","first-page":"1668","article-title":"Processor frequency assignment in 3-D MPSoCs under thermal constraints by polynomial programming","author":"zhao","year":"2008","journal-title":"Proc APCCAS"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/1289816.1289846"},{"key":"ref29","doi-asserted-by":"crossref","first-page":"1479","DOI":"10.1109\/TCAD.2008.925793","article-title":"3-D chip-multiprocessor runtime thermal management","volume":"27","author":"zhu","year":"2008","journal-title":"IEEE Trans Comput -Aided Des Integr Circuits Syst"},{"key":"ref2","year":"0","journal-title":"AMD Product"},{"key":"ref1","year":"0","journal-title":"Intel Products"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2000726"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.39"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2008.4484694"},{"key":"ref24","first-page":"242","article-title":"System-level thermal aware design of applications with uncertain execution times","author":"zhang","year":"2008","journal-title":"Proc ICCAD"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1289816.1289845"},{"key":"ref26","first-page":"708","article-title":"Exploring power management in multicore systems","author":"bergamaschi","year":"2008","journal-title":"Proc ASPDAC"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.8"},{"key":"ref50","author":"tarjan","year":"2006","journal-title":"CACTI 4 0"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1145\/781027.781048"},{"key":"ref54","year":"0","journal-title":"Free Computational Fluid Dynamics"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2005.1525999"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2003.1190227"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2008.4510751"},{"key":"ref11","year":"0","journal-title":"Intel Turbo Boost White Paper"},{"key":"ref40","first-page":"23","year":"2008","journal-title":"Datasheet"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1629926"},{"key":"ref13","first-page":"298","article-title":"Mitigating Amdahl's low through EPI throttling","author":"annavaram","year":"2005","journal-title":"Proc ISCA"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/980152.980157"},{"key":"ref15","article-title":"Temptor: A lightweight runtime temperature monitoring tool using performance counters","author":"han","year":"2006","journal-title":"Proc 3rd Workshop TACS Held Conjunct ISCA-33"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.907062"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147068"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1024393.1024424"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1283780.1283826"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1147\/rd.516.0639"},{"key":"ref3","first-page":"22","article-title":"UltraSPARC T2: A highly-threaded, power-efficient, SPARC SoC","author":"shah","year":"2007","journal-title":"Proc ASSCC"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.31"},{"key":"ref5","year":"0","journal-title":"ARM Products"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2006.229219"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373606"},{"key":"ref49","first-page":"123","article-title":"System level analysis of fast, per-core DVFS using on-chip switching regulators","author":"kim","year":"2008","journal-title":"Proc HPCA"},{"key":"ref9","first-page":"292","article-title":"An optimal analytical solution for processor speed control with thermal constraints","author":"rao","year":"2006","journal-title":"Proc ISLPED"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.2011589"},{"key":"ref45","author":"bovet","year":"2005","journal-title":"Understanding the Linux Kernel"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.839485(410) 24"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687457"},{"key":"ref42","year":"0","journal-title":"Standard Performance Evaluation Corporation"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.850860"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2005.379"},{"key":"ref43","year":"0","journal-title":"Performance application programming interface"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/5768121\/05768133.pdf?arnumber=5768133","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:46:52Z","timestamp":1633909612000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5768133\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,6]]},"references-count":54,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2010.2101371","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,6]]}}}