{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,18]],"date-time":"2025-12-18T13:55:01Z","timestamp":1766066101832},"reference-count":40,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2011,4,1]],"date-time":"2011-04-01T00:00:00Z","timestamp":1301616000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2011,4]]},"DOI":"10.1109\/tcad.2011.2110470","type":"journal-article","created":{"date-parts":[[2011,3,22]],"date-time":"2011-03-22T15:04:38Z","timestamp":1300806278000},"page":"520-533","source":"Crossref","is-referenced-by-count":35,"title":["Performance, Area, and Power Evaluations of Ultrafine-Grained Run-Time Power-Gating Routers for CMPs"],"prefix":"10.1109","volume":"30","author":[{"given":"Hiroki","family":"Matsutani","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michihiro","family":"Koibuchi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Daisuke","family":"Ikebuchi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kimiyoshi","family":"Usami","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hiroshi","family":"Nakamura","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H","family":"Amano","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"crossref","DOI":"10.1007\/978-0-387-71713-5","author":"rabaey","year":"2009","journal-title":"Low Power Design Essentials"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2007.43"},{"key":"ref33","doi-asserted-by":"crossref","first-page":"92","DOI":"10.1145\/1105734.1105747","article-title":"Multifacet general execution-driven multiprocessor simulator (GEMS) toolset","volume":"33","author":"martin","year":"2005","journal-title":"ACM SIGARCH Comput Archit News"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605420"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/5.920580"},{"key":"ref30","year":"2007","journal-title":"International Technology Roadmap for Semiconductors 2007 Edition Interconnect"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014206"},{"key":"ref36","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1109\/ISCA.1995.524546","article-title":"The SPLASH-2 programs: characterization and methodological considerations","author":"woo","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"ref35","author":"agarwal","year":"2008","journal-title":"Garnet A detailed interconnection network model inside a full-system simulation framework"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.910957"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1996.542322"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1645213.1645227"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2008.4484015"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2008.4492722"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2010.16"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1093\/ietele\/e88-c.4.528"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2006.1696281"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2004.1349303"},{"key":"ref18","first-page":"612","article-title":"A fine-grain dynamic sleep control scheme in MIPS R3000","author":"seki","year":"2008","journal-title":"Proc ICCD"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2009.5357257"},{"key":"ref28","first-page":"182","article-title":"Token coherence: Decoupling performance and correctness","author":"martin","year":"2003","journal-title":"Proc ISCA"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.885049"},{"key":"ref27","author":"dally","year":"2004","journal-title":"Principles and Practices of Interconnection Networks"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4378782"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2079450"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2003.1231841"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4378780"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/HOTI.2007.1"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250681"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.21"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2003.1231942"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4378779"},{"key":"ref20","first-page":"155","article-title":"A design approach for fine-grained run-time power gating using locally extracted sleep signals","author":"usami","year":"2007","journal-title":"Proc ICCD"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2010.5450407"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.Design.2009.63"},{"key":"ref24","first-page":"63","article-title":"A 4.6 Tbits\/s 3.6 GHz single-cycle NoC router with a novel switch allocator in 65 nm CMOS","author":"kumar","year":"2007","journal-title":"Proc ICCD"},{"key":"ref23","year":"2009","journal-title":"IEEE Standard for Design and Verification of Low Power Integrated Circuits"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/40.566196"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-68953-1"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/5737840\/05737865.pdf?arnumber=5737865","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,6,5]],"date-time":"2023-06-05T21:32:36Z","timestamp":1686000756000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5737865\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,4]]},"references-count":40,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2011.2110470","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,4]]}}}