{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,9]],"date-time":"2025-05-09T09:28:23Z","timestamp":1746782903796},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2011,6,1]],"date-time":"2011-06-01T00:00:00Z","timestamp":1306886400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2011,6]]},"DOI":"10.1109\/tcad.2011.2113690","type":"journal-article","created":{"date-parts":[[2011,5,17]],"date-time":"2011-05-17T20:43:27Z","timestamp":1305665007000},"page":"930-934","source":"Crossref","is-referenced-by-count":8,"title":["An Error-Tolerance-Based Test Methodology to Support Product Grading for Yield Enhancement"],"prefix":"10.1109","volume":"30","author":[{"given":"Tong-Yu","family":"Hsieh","sequence":"first","affiliation":[]},{"given":"Kuen-Jong","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Melvin A.","family":"Breuer","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"crossref","first-page":"523","DOI":"10.1109\/DFTVS.2005.38","article-title":"Hardware testing for error tolerant multimedia compression based on linear transforms","author":"chong","year":"2005","journal-title":"Proc Int Symp Defect Fault Tolerance VLSI Syst"},{"key":"ref3","first-page":"684","article-title":"SSD-based testing scheme for error tolerance analysis in H.264\/AVC encoder","author":"hsu","year":"2008","journal-title":"Proc Int Conf Commun Circuits Syst"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2009.5355594"},{"key":"ref6","first-page":"521","article-title":"Error-tolerance and multi-media","author":"zhu","year":"2006","journal-title":"Proc IEEE Int Conf Intelligent Inform Hiding Multimedia Signal Process"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2003.1240894"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"514","DOI":"10.1109\/DFTVS.2005.19","article-title":"Analysis and testing for error tolerant motion estimation","author":"chung","year":"2005","journal-title":"Proc Int Symp Defect Fault Tolerance VLSI Syst"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2001.929769"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.1017"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"130","DOI":"10.1109\/VTS.2006.18","article-title":"An error-oriented test methodology to improve yield with error-tolerance","author":"hsieh","year":"2006","journal-title":"Proc VLSI Test Symp"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2004.8"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2006.297636"},{"key":"ref1","year":"2003","journal-title":"International Technology Roadmap for Semiconductors"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/5768121\/05768131.pdf?arnumber=5768131","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:53:17Z","timestamp":1633909997000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5768131\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,6]]},"references-count":12,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2011.2113690","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,6]]}}}