{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:13:28Z","timestamp":1763468008271,"version":"3.38.0"},"reference-count":40,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2011,4,1]],"date-time":"2011-04-01T00:00:00Z","timestamp":1301616000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2011,4]]},"DOI":"10.1109\/tcad.2011.2114970","type":"journal-article","created":{"date-parts":[[2011,3,22]],"date-time":"2011-03-22T15:04:38Z","timestamp":1300806278000},"page":"494-507","source":"Crossref","is-referenced-by-count":30,"title":["A Low-Overhead Asynchronous Interconnection Network for GALS Chip Multiprocessors"],"prefix":"10.1109","volume":"30","author":[{"given":"Michael N","family":"Horak","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Steven M","family":"Nowick","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Matthew","family":"Carlberg","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Uzi","family":"Vishkin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Circuit architecture for reduced-synchrony on-chip interconnect","year":"2004","key":"ref39"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/1866739.1866757"},{"journal-title":"Digital Integrated Circuits A Design Perspective","year":"2003","author":"rabaey","key":"ref33"},{"journal-title":"Asynchronous digital circuits including arbitration and routing primitives for asynchronous and mixed-timing networks","year":"2009","key":"ref32"},{"journal-title":"A high-throughput low-power asynchronous mesh-of-trees interconnection network for the explicit multi-threading (XMT) parallel architecture","year":"2008","author":"horak","key":"ref31"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391583"},{"key":"ref37","doi-asserted-by":"crossref","first-page":"181","DOI":"10.3233\/EMC-2006-00031","article-title":"Case study of gate-level logic simulation on an extremely fine-grained chip multiprocessor","volume":"2","author":"gu","year":"2006","journal-title":"J Embedded Comput"},{"journal-title":"Principles and Practices of Interconnection Networks","year":"2003","author":"dally","key":"ref36"},{"journal-title":"CaSCADE Package","year":"2007","author":"nowick","key":"ref35"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-1417-6"},{"key":"ref10","first-page":"69","article-title":"Key research problems in NoC design: A holistic perspective","author":"ogras","year":"2005","journal-title":"Proc Int Conf Hardw \/Softw Codes Syst Synthesis"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2008.24"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/BF01660031"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/s00224-003-1086-6"},{"journal-title":"Globally-Asynchronous Locally-Synchronous Systems","year":"1984","author":"chapiro","key":"ref14"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2010.21"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2002.1044296"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2007.149"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2004.1268991"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.909339"},{"key":"ref28","first-page":"49","article-title":"Comparison of standard cell based non-linear asynchronous pipelines","volume":"107","author":"mannakkara","year":"2007","journal-title":"IEICE Tech Rep Dependable Comput"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2007.151"},{"journal-title":"Analysis and optimization for pipelined asynchronous systems","year":"2010","author":"gill","key":"ref27"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.36"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.898732"},{"journal-title":"Introduction to Parallel Algorithms and Architectures Array Trees Hypercubes","year":"1992","author":"leighton","key":"ref29"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2008.167"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/HOTI.2007.11"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.831476"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2010.14"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457239"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4378787"},{"key":"ref20","first-page":"44","article-title":"An asynchronous router for multiple service levels networks on chip","author":"dobkin","year":"2005","journal-title":"Proc IEEE Int Symp Asynchronous Circuits Syst"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2006.4380795"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.917545"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/63526.63532"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2007.20"},{"key":"ref26","first-page":"320","article-title":"A family of routing and communication chips based on the Mosaic","author":"seitz","year":"1993","journal-title":"Proc Symp Research on Integrated Systems"},{"journal-title":"Translating concurrent communicating programs into asynchronous circuits","year":"1991","author":"brunvand","key":"ref25"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/5737840\/05737866.pdf?arnumber=5737866","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,4]],"date-time":"2025-03-04T17:00:22Z","timestamp":1741107622000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5737866\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,4]]},"references-count":40,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2011.2114970","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2011,4]]}}}