{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,3]],"date-time":"2022-04-03T12:23:26Z","timestamp":1648988606222},"reference-count":37,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2011,8,1]],"date-time":"2011-08-01T00:00:00Z","timestamp":1312156800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2011,8]]},"DOI":"10.1109\/tcad.2011.2126932","type":"journal-article","created":{"date-parts":[[2011,7,21]],"date-time":"2011-07-21T15:11:42Z","timestamp":1311261102000},"page":"1114-1127","source":"Crossref","is-referenced-by-count":4,"title":["Retiming Pulsed-Latch Circuits With Regulating Pulse Width"],"prefix":"10.1109","volume":"30","author":[{"given":"Seungwhun","family":"Paik","sequence":"first","affiliation":[]},{"given":"Seonggwan","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Youngsoo","family":"Shin","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","author":"sentovich","year":"1992","journal-title":"SIS A system for sequential circuit synthesis"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/1366110.1366140"},{"key":"ref31","year":"2008","journal-title":"Design Compiler User Guide"},{"key":"ref30","year":"0","journal-title":"Opencores"},{"key":"ref37","year":"2008","journal-title":"NanoSim User Guide"},{"key":"ref36","year":"0","journal-title":"Solving Constraint Integer Programs (SCIP)"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630154"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2010.5419801"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.818146"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837346"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/12.55696"},{"key":"ref13","first-page":"23","article-title":"Optimizing synchronous circuitry by retiming","author":"leiserson","year":"1983","journal-title":"Proc Caltech Conf VLSI"},{"key":"ref14","first-page":"12","article-title":"Chip clocking effect on performance for IBM's SA-27E ASIC technology","volume":"6","author":"carrig","year":"2000","journal-title":"IBM MicroNews"},{"key":"ref15","first-page":"232","article-title":"Clock scheduling and clocktree construction for high performance ASICs","author":"held","year":"2003","journal-title":"Proc Int Conf Comput -Aided Design"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/43.541443"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147149"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1297666.1297673"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/EURDAC.1993.410665"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.358042"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1996.488543"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS.2004.1412816"},{"key":"ref3","article-title":"Pulse-latch approach reduces dynamic power","author":"shibatani","year":"2006","journal-title":"EE Times"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1999.759136"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1993.580048"},{"key":"ref5","first-page":"140","article-title":"A 100 MHz 0.4 W RISC processor with 200 MHz multiply-adder, using pulse-register technique","author":"kozu","year":"1996","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/4.962284"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/4.962279"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2041845"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803943"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687471"},{"key":"ref20","doi-asserted-by":"crossref","first-page":"184","DOI":"10.1109\/43.980258","article-title":"Retiming and clock scheduling for digital circuit optimization","volume":"21","author":"liu","year":"2002","journal-title":"IEEE Trans Comput -Aided Design"},{"key":"ref22","first-page":"39","article-title":"Efficient pipelining of level-clocked circuits with min-max propagation delays","author":"ishii","year":"1995","journal-title":"ACM Int Workshop Timing Issues in the Specification of and Synthesis of Digital Syst"},{"key":"ref21","first-page":"283","article-title":"Retiming and clock skew for synchronous systems","author":"chao","year":"1994","journal-title":"Proc Int Symp Circuits Syst"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1007\/BF01759032"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/256292.256301"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/43.559335"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/217474.217546"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/5956447\/05956870.pdf?arnumber=5956870","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:51:47Z","timestamp":1633909907000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5956870\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,8]]},"references-count":37,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2011.2126932","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,8]]}}}