{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,30]],"date-time":"2022-03-30T19:08:01Z","timestamp":1648667281891},"reference-count":29,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2011,7,1]],"date-time":"2011-07-01T00:00:00Z","timestamp":1309478400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2011,7]]},"DOI":"10.1109\/tcad.2011.2127030","type":"journal-article","created":{"date-parts":[[2011,6,20]],"date-time":"2011-06-20T14:59:52Z","timestamp":1308581992000},"page":"1072-1085","source":"Crossref","is-referenced-by-count":3,"title":["BIST-Based Fault Diagnosis for Read-Only Memories"],"prefix":"10.1109","volume":"30","author":[{"given":"Nilanjan","family":"Mukherjee","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Artur","family":"Pogiel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Janusz","family":"Rajski","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jerzy","family":"Tyszer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/12.280803"},{"key":"ref11","article-title":"Full-speed field-programmable memory BIST architecture","author":"du","year":"2005","journal-title":"Proc ITC"},{"key":"ref12","year":"2006","journal-title":"Advances in Electronic TestingChallenges and Methodologies"},{"key":"ref13","year":"2009","journal-title":"International Technology Roadmap for Semiconductors"},{"key":"ref14","first-page":"78","article-title":"A DFT architecture for a dynamic fault model of the embedded mask ROM of SoC","author":"lee","year":"2005","journal-title":"Proc Int Workshop Memory Technol Design Testing"},{"key":"ref15","first-page":"97","article-title":"Memory fault diagnosis by syndrome compression","author":"li","year":"2001","journal-title":"Proc DATE"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.831584"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2008.4700554"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2009.5355530"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1991.519734"},{"key":"ref28","year":"2007","journal-title":"Method and apparatus of build-in self-diagnosis and repair in a memory with syndrome identification"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.14"},{"key":"ref27","author":"wang","year":"2006","journal-title":"VLSI Test Principles and Architectures Design for Testability"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CMPEUR.1991.257450"},{"key":"ref6","year":"2005","journal-title":"Using data compression for faster testing of embedded memory"},{"key":"ref29","year":"2005","journal-title":"Semiconductor memory device for build-in fault diagnosis"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/343647.343786"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2001.923452"},{"key":"ref7","year":"2002","journal-title":"Method and apparatus for diagnosing memory using self-testing circuits"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2006.297672"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966641"},{"key":"ref1","author":"adams","year":"2003","journal-title":"High Performance Memory Testing Design Principles Fault Modeling and Self-Test"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.54"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/43.875312"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/12.780879"},{"key":"ref24","year":"2009","journal-title":"Built-in self diagnosis device for a random access memory and method of diagnosing a random access memory"},{"key":"ref23","year":"2008","journal-title":"Fault Diagnosis in Memory BIST Environment"},{"key":"ref26","year":"2002","journal-title":"On-chip circuits for high speed memory testing with a slow memory tester"},{"key":"ref25","doi-asserted-by":"crossref","DOI":"10.1109\/9780470546406","author":"sharma","year":"2002","journal-title":"Semiconductor Memories Technology Testing and Reliability"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/5875967\/05875994.pdf?arnumber=5875994","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:51:47Z","timestamp":1633909907000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5875994\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,7]]},"references-count":29,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2011.2127030","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,7]]}}}