{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:56:22Z","timestamp":1759146982977},"reference-count":35,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2011,8,1]],"date-time":"2011-08-01T00:00:00Z","timestamp":1312156800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2011,8]]},"DOI":"10.1109\/tcad.2011.2138140","type":"journal-article","created":{"date-parts":[[2011,7,21]],"date-time":"2011-07-21T15:11:42Z","timestamp":1311261102000},"page":"1211-1224","source":"Crossref","is-referenced-by-count":16,"title":["A Mapping Flow for Dynamically Reconfigurable Multi-Core System-on-Chip Design"],"prefix":"10.1109","volume":"30","author":[{"given":"Ivan","family":"Beretta","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vincenzo","family":"Rana","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David","family":"Atienza","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Donatella","family":"Sciuto","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2003.1196439"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2003.1213330"},{"key":"ref31","doi-asserted-by":"crossref","first-page":"62","DOI":"10.1109\/30.754418","article-title":"An area efficient DCT architecture for MPEG-2 video encoder","volume":"45","author":"kim","year":"1999","journal-title":"IEEE Trans Consumer Electron"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-12002-2_10"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/MMCS.1999.779231"},{"key":"ref34","first-page":"1","article-title":"Mapping of MPEG-4 decoding on a flexible architecture platform","volume":"4674","author":"tol","year":"2002","journal-title":"Proceedings of the SPIE Media Processors"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2007.70806"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MNET.2007.386467"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.244007"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1155\/2007\/68432"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/993396.993398"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090804"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2003301"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2034348"},{"key":"ref18","first-page":"1","article-title":"A self-adaptive on-line task placement algorithm for partially reconfigurable systems","author":"lu","year":"2008","journal-title":"Proc IPDPS"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2003.1234532"},{"key":"ref28","first-page":"28","article-title":"A multilevel algorithm for partitioning graphs","author":"hendrickson","year":"1995","journal-title":"Proc SC"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090859"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/800157.805047"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1629435.1629480"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2001.156196"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269002"},{"key":"ref8","first-page":"3329","article-title":"Run-time mapping of applications on FPGA-based reconfigurable systems","author":"beretta","year":"2010","journal-title":"Proc ISCAS"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICM.2009.5418666"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2008.4567289"},{"key":"ref9","first-page":"457","article-title":"Two novel approaches to online partial bitstream relocation in a dyna- mically reconfigurable system","author":"corbetta","year":"2007","journal-title":"Proc ISVLSI"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2007.4510952"},{"key":"ref20","year":"2006","journal-title":"Early Access Partial Reconfiguration User Guide"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.4018\/978-1-61520-807-4.ch005"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-12267-5_13"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2005670"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1531542.1531638"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4684-2001-2_9"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/1119772.1119818"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/5956447\/05956864.pdf?arnumber=5956864","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:52:17Z","timestamp":1633909937000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5956864\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,8]]},"references-count":35,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2011.2138140","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,8]]}}}