{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,18]],"date-time":"2026-03-18T06:36:25Z","timestamp":1773815785823,"version":"3.50.1"},"reference-count":16,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2011,9,1]],"date-time":"2011-09-01T00:00:00Z","timestamp":1314835200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2011,9]]},"DOI":"10.1109\/tcad.2011.2144630","type":"journal-article","created":{"date-parts":[[2011,8,25]],"date-time":"2011-08-25T15:52:11Z","timestamp":1314287531000},"page":"1279-1292","source":"Crossref","is-referenced-by-count":47,"title":["Transforming Probabilities With Combinational Logic"],"prefix":"10.1109","volume":"30","author":[{"given":"Weikang","family":"Qian","sequence":"first","affiliation":[]},{"given":"Marc D.","family":"Riedel","sequence":"additional","affiliation":[]},{"given":"Hongchao","family":"Zhou","sequence":"additional","affiliation":[]},{"given":"Jehoshua","family":"Bruck","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/18.335883"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1255456.1255466"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISIT.2008.4595215"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1949.tb03624.x"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISIT.2009.5205401"},{"key":"ref15","author":"mishchenko","year":"2007","journal-title":"ABC A System for Sequential Synthesis and Verification"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687470"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1975.224279"},{"key":"ref3","first-page":"535","article-title":"A probabilistic CMOS switch and its realization by exploiting noise","author":"cheemalavagu","year":"2005","journal-title":"Proc IFIP Int Conf VLSI"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379043"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1984.1676470"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1016\/0016-0032(62)90894-3"},{"key":"ref7","first-page":"294","article-title":"Logic level power estimation considering spatiotemporal correlations","author":"marculescu","year":"1994","journal-title":"Proc Int Conf Comput -Aided Des"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.202"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391636"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/321150.321159"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/5989977\/05989992.pdf?arnumber=5989992","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:53:58Z","timestamp":1642006438000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5989992\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,9]]},"references-count":16,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2011.2144630","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,9]]}}}