{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T11:16:35Z","timestamp":1742382995768},"reference-count":20,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2011,9,1]],"date-time":"2011-09-01T00:00:00Z","timestamp":1314835200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2011,9]]},"DOI":"10.1109\/tcad.2011.2149890","type":"journal-article","created":{"date-parts":[[2011,8,25]],"date-time":"2011-08-25T15:52:11Z","timestamp":1314287531000},"page":"1416-1420","source":"Crossref","is-referenced-by-count":7,"title":["Scan Shift Power of Functional Broadside Tests"],"prefix":"10.1109","volume":"30","author":[{"given":"Irith","family":"Pomeranz","sequence":"first","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1271098"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996706"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1386971"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2004.82"},{"key":"ref14","first-page":"1019","article-title":"Low-capture-power test generation for scan-based testing","author":"wen","year":"2005","journal-title":"Proc Int Test Conf"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.860959"},{"key":"ref16","first-page":"130","article-title":"Panel: Low-power test and noise-aware test: Foes or friends?","year":"2010","journal-title":"Proc VLSI Test Symp"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2022474"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/43.298042"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966682"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2000.893666"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894297"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2002.1173509"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966687"},{"key":"ref8","first-page":"673","article-title":"Reduction of SoC test data volume, scan power and testing time using alternating runlength codes","author":"chandra","year":"2002","journal-title":"Proc Des Automat Conf"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2002.1011128"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2000.843824"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/43.736572"},{"key":"ref9","first-page":"744","article-title":"A cost-effective scan architecture for scan testing with nonscan test power and test application cost","author":"xiang","year":"2003","journal-title":"Proc Des Automat Conf"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457038"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/5989977\/05989991.pdf?arnumber=5989991","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:53:34Z","timestamp":1642006414000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5989991\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,9]]},"references-count":20,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2011.2149890","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,9]]}}}