{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:54:15Z","timestamp":1759146855989},"reference-count":24,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2011,10,1]],"date-time":"2011-10-01T00:00:00Z","timestamp":1317427200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2011,10]]},"DOI":"10.1109\/tcad.2011.2155065","type":"journal-article","created":{"date-parts":[[2011,9,23]],"date-time":"2011-09-23T15:32:53Z","timestamp":1316791973000},"page":"1446-1457","source":"Crossref","is-referenced-by-count":13,"title":["Auxiliary Specifications for Context-Sensitive Monitoring of AMS Assertions"],"prefix":"10.1109","volume":"30","author":[{"given":"Subhankar","family":"Mukherjee","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pallab","family":"Dasgupta","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Siddhartha","family":"Mukhopadhyay","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"31:1","article-title":"A verification system for transient response of analog circuits","volume":"12","author":"dastidar","year":"2008","journal-title":"ACM Trans Des Automat Electron Syst"},{"key":"ref11","author":"nickovic","year":"2008","journal-title":"Checking timed and hybrid properties Theory and applications"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4020-4758-9_8"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1391962.1391970"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2011.27"},{"key":"ref15","first-page":"11","article-title":"Extending PSL for analog circuits","volume":"1","author":"maler","year":"2005","journal-title":"Res Rep PROSYD Deliverable D"},{"key":"ref16","first-page":"293","article-title":"Towards assertion based verification of analog and mixed signal designs using PSL","author":"sammane","year":"2007","journal-title":"Languages Formal Specific Verificat FDL"},{"key":"ref17","first-page":"507","article-title":"Analog simulation meets digital verification: A formal assertion approach for mixed-signal verification","author":"jesser","year":"2007","journal-title":"Proc 14th Workshop Syn System Integr Mixed Inform Technol"},{"key":"ref18","first-page":"304","article-title":"AMT: A property-based monitoring tool for analog systems","volume":"7","author":"nickovic","year":"2007","journal-title":"Proc Int Conf FORMATS"},{"key":"ref19","author":"mukherjee","year":"2011","journal-title":"AMS-LTL Properties Samples from Industrial Test Cases"},{"key":"ref4","first-page":"152","article-title":"Monitoring temporal properties of continuous signals","volume":"3253","author":"maler","year":"2004","journal-title":"Proc Int Conf FORMATS"},{"key":"ref3","year":"2010","journal-title":"IEEE Standard for Property Specification Language (PSL)"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/227595.227602"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1497561.1497564"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/LICS.1990.113764"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/174644.174651"},{"key":"ref2","year":"2009","journal-title":"IEEE Standard for System Verilog Unified Hardware Design Specification and Verification Language"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/SFCS.1977.32"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2008.4484700"},{"key":"ref20","first-page":"32","article-title":"Finding all minimal unsatisfiable subsets","author":"de la banda","year":"2003","journal-title":"Proc 5th ACM SIGPLAN Conf PPDP"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/322047.322058"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/11856290_20"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1016\/j.tcs.2006.01.019"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.2307\/2271358"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/6022003\/06022013.pdf?arnumber=6022013","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:45:59Z","timestamp":1633909559000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6022013\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,10]]},"references-count":24,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2011.2155065","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,10]]}}}