{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,26]],"date-time":"2025-09-26T13:15:45Z","timestamp":1758892545368},"reference-count":28,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2011,11,1]],"date-time":"2011-11-01T00:00:00Z","timestamp":1320105600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2011,11]]},"DOI":"10.1109\/tcad.2011.2157693","type":"journal-article","created":{"date-parts":[[2011,10,18]],"date-time":"2011-10-18T15:27:30Z","timestamp":1318951650000},"page":"1767-1772","source":"Crossref","is-referenced-by-count":14,"title":["A Parallel Test Pattern Generation Algorithm to Meet Multiple Quality Objectives"],"prefix":"10.1109","volume":"30","author":[{"family":"Kuan-Yu Liao","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Chia-Yuan Chang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J. C-M","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2008.32"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090833"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/2.108056"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/43.103504"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/43.57783"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1993.470670"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/43.506139"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1997.600663"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-03095-6_35"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1988.25649"},{"key":"ref28","article-title":"Diagnosis of logic-chain bridging faults","author":"liu","year":"2009","journal-title":"Proc IEEE Int Workshop RTL High Level Testing"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1271073"},{"key":"ref27","author":"abramovici","year":"1990","journal-title":"Digital Systems Testing and Testable Design"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1995.529895"},{"key":"ref6","first-page":"771","article-title":"Gate exhaustive testing","author":"cho","year":"2005","journal-title":"Proc IEEE Int Test Conf"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403528"},{"key":"ref8","first-page":"94","article-title":"New ATPG algorithm to limit test set size and achieve multiple detections of all faults","author":"lee","year":"2002","journal-title":"Proc IEEE Des Autom Test Eur Conf"},{"key":"ref7","first-page":"66","article-title":"Evaluation of test metrics: Stuck-at, bridge coverage estimate and gate exhaustive","author":"guo","year":"2006","journal-title":"Proc IEEE VLSI Test Symp"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1271091"},{"key":"ref9","first-page":"445","article-title":"On N-detect pattern set optimization","author":"huang","year":"2006","journal-title":"Proc IEEE Int Symp Quality Electron Design"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2009.47"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/43.46806"},{"key":"ref22","first-page":"664","article-title":"An analysis of several approaches to circuit partitioning for parallel logic simulation","author":"smith","year":"1987","journal-title":"Proc IEEE Int Conf Comput Des"},{"key":"ref21","first-page":"156","article-title":"A parallel scheme for test-pattern generation","author":"motohara","year":"1986","journal-title":"Proc IEEE Int Conf Comput -Aided Des"},{"key":"ref24","first-page":"20","article-title":"Fault simulation for structured VLSI","volume":"6","author":"waicukauski","year":"1985","journal-title":"Proc VLSI Syst Des"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/PGEC.1965.264063"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894283"},{"key":"ref25","first-page":"2","year":"2008","journal-title":"TetraMAX ATPG User Guide Version B-2008 09 SP2"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/6046160\/06046178.pdf?arnumber=6046178","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:54:07Z","timestamp":1642006447000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6046178\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,11]]},"references-count":28,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2011.2157693","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,11]]}}}