{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,29]],"date-time":"2026-03-29T16:11:51Z","timestamp":1774800711195,"version":"3.50.1"},"reference-count":32,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2011,10,1]],"date-time":"2011-10-01T00:00:00Z","timestamp":1317427200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/USG.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2011,10]]},"DOI":"10.1109\/tcad.2011.2158432","type":"journal-article","created":{"date-parts":[[2011,9,23]],"date-time":"2011-09-23T15:32:53Z","timestamp":1316791973000},"page":"1545-1555","source":"Crossref","is-referenced-by-count":27,"title":["3-D Parallel Fault Simulation With GPGPU"],"prefix":"10.1109","volume":"30","author":[{"given":"Min","family":"Li","sequence":"first","affiliation":[]},{"given":"Michael S.","family":"Hsiao","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref32","author":"patterson","year":"0","journal-title":"NVIDIA white paper"},{"key":"ref31","year":"0","journal-title":"NVIDIA TESLA s2070 Computing System"},{"key":"ref30","year":"0","journal-title":"IWLS 2005 Benchmarks"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/43.103504"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1993.393314"},{"key":"ref12","first-page":"610","article-title":"Data parallel fault simulation","author":"amin","year":"1995","journal-title":"Proc Int Conf Comput Des"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1988.14761"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/43.57785"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1989.76994"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/63047.63064"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1988.122493"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1988.122508"},{"key":"ref19","year":"0","journal-title":"Nvidia CUDA Homepage"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1989.100747"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1982.1585482"},{"key":"ref27","author":"blelloch","year":"1990","journal-title":"Vector Models for Data-Parallel Computing"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1991.185328"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008275810655"},{"key":"ref29","first-page":"1125","article-title":"ITC99 benchmark circuits: Preliminary results","author":"davidson","year":"1999","journal-title":"Proc Int Symp Circuits Syst"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/43.215006"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/BF00159833"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.1987.295211"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/43.124398"},{"key":"ref9","first-page":"616","article-title":"A parallel algorithm for fault simulation based on PROOFS","author":"parkes","year":"1995","journal-title":"Proc Int Conf Comput Des"},{"key":"ref1","first-page":"946","article-title":"An efficient, forward fault simulation algorithm based on the parallel pattern single fault propagation","author":"lee","year":"1991","journal-title":"Proc Int Test Conf"},{"key":"ref20","doi-asserted-by":"crossref","first-page":"822","DOI":"10.1145\/1391469.1391679","article-title":"towards acceleration of fault simulation using graphics processing units","author":"gulati","year":"2008","journal-title":"2008 45th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-010-5147-x"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090871"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837369"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630056"},{"key":"ref26","first-page":"15","article-title":"<formula formulatype=\"inline\"><tex Notation=\"TeX\">${\\rm FSimGP}^{2}$<\/tex><\/formula>: An efficient fault simulator with GPGPU","author":"li","year":"2010","journal-title":"Proc Asian Test Symp"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.31"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/6022003\/06022009.pdf?arnumber=6022009","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T01:37:42Z","timestamp":1633916262000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6022009\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,10]]},"references-count":32,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2011.2158432","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,10]]}}}